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SUMMARY
Noise and linearity are the two key concerns in RF transceiver systems. However, the
impact of circuit topology and device technology on systems’ noise and linearity behaviors is poorly
understood because of the complexity and diversity involved. There are two general questions that
are addressed by the RF device and circuit designers: for a given device technology, how best to
optimize the circuit topology; and for a given circuit topology, how best to optimize the device
technology to improve the noise and linearity performance.
In this dissertation, a systematic noise and linearity calculation method is proposed. This
approach offers simple and analytical solutions to optimize the noise and linearity characteristics
of integrated circuits. Supported by this approach, the physics of state-of-the-art SiGe HBT tech-
nology devices can be decoupled and studied. The corresponding impact on noise and linearity is
investigated. New optimization methodologies for noise and linearity at both the device and circuit
level are presented.
In addition, this thesis demonstrates a technique that accurately extracts ac and noise pa-
rameters of devices/circuits in the millimeter-wave range. The extraction technique supports and




1.1 The development and application of SiGe HBTs
The theory of hetero-junction transistors (HBTs) and bandgap engineering was pioneered by
Kroemer in 1957 [1]. The idea is to improve the gain and speed of bipolar junction transistors using
the exponential factors induced by bandgap offsets. However, early manufactured HBTs were all
III-V type (e.g., GaAs) and expensive. It was not until the late 1980s that the growth of SiGe on
pure Si epitaxy using the ultra-high vacuum/chemical vapor deposition (UHV/CVD) technique [2]
was developed, providing an economical approach to building HBTs on silicon. Figure 1 shows a
cross-section of a first-generation SiGe HBT manufactured by IBM. The Ge profile was grown in




















Figure 1: A cross-section of a first-generation SiGe HBT [4].
Since the first functional SiGe HBT was developed in 1987 [3], SiGe HBTs have rapidly
emerged as an important alternative to III-V HBTs for radio-frequency (RF) and mixed-signal
applications [4] because of their high performance and low cost. The research and development
activity in SiGe devices, circuits, and technologies in both industry and at universities worldwide
has grown rapidly since then [5]-[7]. The figures-of-merit of SiGe HBTs, correspondingly, continue
1
to improve dramatically. Figures 2 and 3 show the historical trends in peak cut-off frequency fT and
peak maximum oscillation frequency fmax for integrated, self-aligned SiGe HBT and SiGeC HBT
technologies, respectively. Note from the curves that in the past two years, the reported peak fT
and fmax of SiGe HBTs have improved to above 300 GHz, which makes possible millimeter-wave
(f > 30 GHz) applications using Si-based devices.
























Figure 2: Historical trends in peak cut-off frequency for integrated, self-aligned SiGe HBT and
SiGeC HBT technologies [8].
This rapid development of device technology and high-frequency applications has consequently
exposed many new challenges in characterizing and modeling SiGe HBTs. Much research has been
devoted to examine these device-related problems, such as high-injection barrier effects [9][10],
high-frequency substrate coupling [11], self-heating [12][13], non-quasi-static effects [14], etc.
However, the impact of these phenomena on noise and linearity is still poorly understood and mod-
eled. For instance, in current compact models, the cut-off frequency fT roll-off at high injection
and the SiGe retrograde barrier effect are lumped into one equation. However, this assumption will
be invalid in deep SiGe/Si interface devices, and the consequent effects are thus neglected. On the
other hand, a key advantage of SiGe HBTs is their ability to be device-level optimized for a specified
circuit design (e.g., a low-noise amplifier, or a power amplifier). This requires the device engineer
to understand the impact of these effects on circuit performance. Therefore, a direct link between
device physics and circuit performance needs to be established.
2






















Figure 3: Historical trends in peak maximum oscillation frequency for integrated, self-aligned SiGe
HBT and SiGeC HBT technologies [8].
1.2 Broadband noise extraction and modeling
The noise processes of various types are a fundamental aspect of the universe. Thus, noise is far
more pervasive than just in the field of electrical engineering, where it is usually formally treated.
In this thesis, the noise process in device physics and its impact on integrated circuit are discussed.
The first impedance-field approach to calculating noise in semiconductor devices was presented
by Shockley in 1966 [15]. Various noise types in semiconductor devices were then explored and
modeled by Van der Ziel in 1968 [16]. Since then, solid-state noise theory has become an established
field of study. Recently, high-frequency noise characterization (broadband noise) has presented a
new challenge and needs to be re-investigated.
Broadband noise is one of the key considerations of RFIC front-end designs, including low-
noise amplifiers (LNAs) [17][18], mixers [19][20], and voltage-control oscillators (VCOs) [21],
because it directly determines the lower limit of the input RF signal power level (sensitivity) [22].
Figure 4 illustrates the noise factor N and noise figure NF of a noisy amplifier. The signal-
to-noise ratio (SNR) at the output is always lower than the SNR at the input because of the noise
generated by the amplifier. Optimization of the device or circuit is required to obtain a better output
SNR. Therefore, accurately extracting and modeling device broadband noise are important.
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Figure 4: The noise factor F and noise figure NF of a noisy amplifier.
The first problem is noise measurement and extraction. In a two-port system, the broadband
noise is characterized by three parameters: minimum noise figure NFmin, noise impedance Rn, and
optimum conductance YOPT for noise matching [23]. By measuring these three parameters the noise
behavior of the system can be characterized [24].
In high-frequency s-parameter and broadband noise measurements, the on-wafer parasitics in-
duced by the pad capacitance, interconnection impedance, and substrate coupling are significant.
Figure 5 shows the distributive on-wafer parasitics of a SiGe device used for RF characterization.
To accurately extract the intrinsic transistor s-parameter and noise from the measurement results,
various de-embedding techniques have been presented in the last few years [25]-[28]. However,
these methods either use a lumped equivalent circuit model or electro-magnetic (EM) simulations
to characterize the parasitics. The accuracy of these de-embedding methods at the millimeter-wave
band is problematic. Therefore, a general high-frequency de-embedding technique that considers
the distributive nature of the parasitics is required. Meanwhile, the impact of substrate coupling on
the ac and noise behavior should be accurately modeled for circuit analysis and optimization. This
also requires such a technique to characterize the substrate.
Another problem is modeling device broadband noise at high frequencies. Discrepancies be-
tween modeled and measured noise model parameters have been observed at high frequencies (e.g.,
Rn, Yopt) [29]. Moreover, the current broadband noise models (e.g., shot noise models) in SiGe
HBTs were all developed using the quasi-static assumption. This assumption becomes invalid if
the device is operating at ultra-high frequencies, where the changing of noise power density cannot
catch up with the changing of base or collector current. Currently, little work has been done to











Figure 5: The distributive on-wafer parasitics of a SiGe device.
1.3 Linearity modeling and analysis
Methods of linearity analysis were developed in the 1960s [30]-[32] to simulate the response of
nonlinear systems under periodic stimulus (e.g., sinusoidal signals). In integrated-circuit analysis,
the three main methods are harmonic balance (frequency domain), periodic steady-state (time do-
main), and Volterra series (frequency domain). The first two are numerical methods and suited to
large-signal simulations. The third is an analytical method and is suitable for small-signal linearity
analysis.
In RFIC front-end designs, linearity is another important characteristic [33][34] because it deter-
mines the upper limit of the input RF signal power level [22]. One of the figures-of-merit for linear-
ity in a device or an amplifier is the input third-order intercept point (IIP3), defined as the intercept
point of the extrapolation of the fundamental output and the third-order intermodulation [35]. Fig-
ure 6 shows the first-order output power Pout,1st and the third-order intermodulation power Pout,3rd
as functions of input power and the extracted third-order intercept point IIP3 of a nonlinear ampli-
fier. Observe that the Pout,1st increases 20 dB per decade of input power, while the Pout,1st increases
60 dB per decade of input power. The third-order intermodulation power should be minimized,
since it distorts the output signal. A rule-of-thumb is that Pout,3rd should be lower than the noise
floor (as shown in Figure 6) so that it is negligible compared to the noise power. For a system with a
given gain and IIP3, this requirement determines the maximum input power. Figure 6 also indicates
that for systems with the same input power and gain, the lower the Pout,3rd, the higher the IIP3, and
vice versa (this is shown in Figure 36 in Chapter IV).












Figure 6: The first-order output power Pout,1st and the third-order intermodulation power Pout,3rd as
functions of input power, and the extracted third-order intercept point IIP3 of a nonlinear amplifier.
has been presented. However, the analysis of IIP3 is either too complicated to obtain an explicit
form necessary to gain insight into linearity optimization, or has too many simplifying assumptions,
leading to a significant loss of accuracy in real applications. In addition, all these analyses assumed
that the lumped compact model can accurately capture the nonlinear behavior of the device. How-
ever, the model used is hard to verify using current measurement setups (e.g., two-tone, one-tone,
or power-sweep measurements). Therefore, developing a simple, yet accurate, and easy to verify
model of linearity is another motivation for this dissertation.
1.4 EDA tools for RF circuits
Since researchers at the University of California at Berkeley invented PSPICE in the early 1970s,
various integrated circuit simulation tools have been developed to catch up with the growth of pro-
cess technology (e.g., HPSICE, MNS, Spectre). Nowadays, the most widely used electrical-design-
automation (EDA) tools in both industry and at universities are Cadence and HP-ADS. However,
these tools suffer several limitations.
First, the nonlinear simulation engines used in these two simulators are periodic steady-state
(Cadence) and harmonic balance (HP-ADS) methods. Because of the associated computer rounding
errors, both methods lose accuracy as the RF signal power level becomes extremely small compared
with the dc bias level. Also, both methods are subject to convergence problems at a very high RF
signal power level. Therefore, both methods are unsuited to IIP3 simulations because the user has
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to carefully select the RF signal power range to obtain robust and accurate results.
Second, there are limitations on device noise modeling in both tools. To support user-defined
device modeling, Cadence uses the Verilog-A analysis tool and HP-ADS uses the symbolic-defined
device (SDD) tool. The user cannot define the correlations between different noise sources using
the provided tools. These correlations, however, are important when modeling noise behavior at
high frequencies and should not be neglected.
Third, there are limitations in the circuit optimization methods available to RF designers. The
Cadence tool does not support circuit optimization. There are optimization tools in HP-ADS. Using
these tools, the user can specify optimization target(s), strategy, and the design variables’ ranges and
then optimize the design. However, a complex RFIC design (e.g., LNA) often requires a number
of optimization targets (e.g., noise figure NF, IIP3, gain, input match S11, and output match S22).
In this case, the user cannot obtain an optimum design by simply specifying all the targets and
including in the whole design space because the workstation cannot afford such enormous numerical
calculations. Instead, the user can optimize only one or two targets in a design subspace and then
increase the set of optimization targets step by sstep in a larger design subspace. This optimization
process is both tedious and time consuming.
Moreover, those tools offer few options in device-level analysis of the linearity and noise per-
formance. However, as device-process technology improves, device engineering of SiGe HBTs is
becoming a key solution in RFIC design. In EDA tools, the capability of device-level analysis and
optimization in EDA tools becomes more and more necessary.
Therefore, an EDA tool that can accurately calculate and model the linearity and noise and can
intelligently optimize RF circuits at both the device and circuit level will be a significant asset for
modern RFIC design.
1.5 Conclusion
From a device standpoint, the rapid growth of SiGe HBTs technology offers a cheap and robust
solution in RFIC. However, this state-of-the-art device technology has brought forth new problems:
characterizing and modeling novel device physics effects (such as the Ge-grading effect, the high-JC
barrier effect, etc.) and their consequences for noise and linearity performance.
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From a circuit analysis and design standpoint, device-level analysis is required to fully exploit
the potential of device engineering of SiGe HBTs in IC design. This raises a new demand in EDA
tool development.
From an ac testing standpoint, accurate extraction of the intrinsic device/circuit ac and noise
parameters is required to support device/circuit analysis. However, this becomes a significant chal-
lenge in the millimeter-wave range. Besides the intrinsic device/circuit, the parasitics, such as
substrate coupling, should also be modeled and predicted during RF design. An accurate parasitic
model is thus required in ac characterization.
These issues provide the main objectives of this thesis. Details of the following work will be
covered in later chapters:
1. Simulation and modeling of novel device physics effects in SiGe HBTs (Chapter II, also
published in [43]).
2. Development of a new EDA tool that decouples the individual physics impacts on noise and
linearity behavior in integrated circuits (Chapter III, also published in [36]).
3. Application of the presented EDA tool in RF LNA design and optimization (Chapter IV, also
published in [39]).
4. Construction of a new behavioral-model technique to simplify linearity analysis and opti-
mization (Chapter V, also published in [40]).
5. Establishment of a new technique to accurately extract the ac and noise parameters of the in-
trinsic and substrate model in the millimeter-wave range (Chapter VI, also published in [76]).
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CHAPTER II
DEVICE SIMULATION AND MODELING
2.1 Introduction to SiGe HBTs
The essential operational differences between SiGe HBTs and Si BJTs are best illustrated by
considering a schematic energy band diagram. Figure 7 shows the energy band diagram for a Si BJT
and graded-base SiGe HBT [8]. In such a device construction, the Ge content is linearly graded from
0% near the metallurgical emitter-base (EB) junction to some maximum value of Ge content near
the metallurgical collector-base (CB) junction. The Ge induced reduction in base bandgap occurs
at the EB edge of the quasi-neutral base (∆Eg,Ge(x = 0)), and at the CB edge of the quasi-neutral
base (∆Eg,Ge(x = Wb)). This grading of the Ge across the neutral base induces a built-in quasi-drift












Figure 7: Energy band diagram for a Si BJT and graded-base SiGe HBT in the equilibrium condi-
tion.
For simplicity, the ideal graded-base SiGe HBT and the Si BJT with the same, constant doping
levels in the emitter, base and collector regions are compared to demonstrate the impact on device
9







where ∆Eg,Ge(grade) = ∆Eg,Ge(x = Wb) − ∆Eg,Ge(x = 0). Note that there is a exponential
term e∆Eg,Ge(0)/kT in the expression, indicating that a huge enhancement in the current gain can be
obtained by increasing a few kT s in ∆Eg,Ge(0).
The Ge bandgap narrowing induced built-in field also decreases the base transit time τb, which
dominates the total transit time in Si BJTs. The ratio of the τb between the SiGe HBT and the Si
















When ∆Eg,Ge(grade) increases, the τb decreases. Therefore, the peak cut-off frequency fT,max of
the HBT increases.
As demonstrated above, the current gain and speed of SiGe HBTs significantly increase simply
by applying the bandgap-engineering technique. This approach widens the device design range so
that other performance factors (e.g., noise, early voltage) can also be improved. For example, the
maximum base doping density is traditionally limited by the β requirement in the BJTs–the higher
the base doping, the lower the β. Using the SiGe HBTs technology, one can raise the base doping
density by one or two levels of magnitude without β degradation. Consequently, the base resistance
and minimum noise figure (see Chapters III and IV) of the SiGe HBTs can be much lower than that
of the Si BJTs.
Moreover, these ratios are strongly T-dependent: at lower temperatures, the difference between
SiGe HBTs and Si BJTs are more obvious. In fact, for SiGe HBTs, the cryogenic performance is
even better than the room-temperature performance, opening the way to a variety of niche circuit
applications involving cryogenic electronics (i.e., those operating at 77 K or lower) [41].
There are, however, some unique non-ideal effects in SiGe HBTs. The Ge grading effect [42],
which arises as a result of the graded Ge profile across the EB space charge region, degrades the β
flatness in the medium-bias range. And the high-injection heterojunction barrier effect [43], which
is due to the Kirk-effect-induced [44] exposure of the SiGe/Si heterojunction into the neutral-base
region, severely degrades both dc and ac device performance in the high-injection-bias range.
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Deeper physical insights into the pros and cons of SiGe HBTs are required for both device-
technology and integrated-circuit applications. In this chapter, we investigate the underlying mech-
anism of the high-injection heterojunction barrier effect and its impact on the transit time of SiGe
HBTs, using 2-D device MEDICI simulations. Then, we will derive a physics-based analytical
model to capture this effect for circuit analysis.
2.2 2-D simulation tools
To quantitively study the impact of device physics and process technology on state-of-the-art
device characteristics, one needs to use Technology-Computer-Aided-Design (TCAD) tools. 2-D

















Figure 8: MEDICI simulation procedure.
Figure 8 illustrates the device simulation procedure using MEDICI, which is:
1. Build a device (1-D/2-D) similar to the fabricated one using designed and measured process
data (e.g., layout, SIMS profile);
2. Construct and refine a mesh/grid structure on the device for numerical calculations;
3. Specify and solve the partial differential equations (PDEs) using appropriately calibrated
physics parameter models.
The partial differential equations include: Poisson’s equation (3) and equations for the elec-
tron/hole current continuity (4)(5), lattice heat continuity (6), and electron/hole energy balance (7)(8),
11
as listed below. [45]
ε∇2ψ = −q(p − n +N+D −N
−








































































where ψ , n, p, T , un, and up are the potential, electron/hole density, temperature, and electron/hole
energy, respectively. These are the six unknown distribution functions to be solved for. The other
variables (except for the physics/material coefficients such as q, ρ, c, etc.) in the equations are
determined by the six functions. The relations among these variables and the six functions are
expressed using physics parameter models such as carrier-mobility models, heavy-doping bandgap-
narrowing models, carrier-lifetime models, impact-ionization models, tunneling models, etc.
To solve the PDEs on a computer, they must be discretized using the generated device grid. The
continuous functions of the PDEs are represented by vectors of function values at the nodes, and
the differential operators are replaced by suitable difference operators. Figure 9 shows an example
of the discretization of a continuous differential operator to a difference operator in a 1-D device
structure. Using the discretization technique, MEDICI solves for 6N real values instead of solving
the six functions, where N is the number of grid points.
The physics parameter models mentioned above are calibrated using the reported measurement
data. Moreover, they can be turned on/off or changed (e.g., by using different models or model
parameters) during the simulation. Hence, various device physics effects can be decoupled and the
consequences on device behavior can be predicted.
In the same manner as for a circuit simulator (PSPICE, HP-ADS, Spectre), MEDICI offers dc,
ac, and transient analysis. One can mimic the dc, ac, and transient measurements in simulations
and compare the results with those obtained experimentally. Using MEDICI, one can modify the







Figure 9: An example of discretization of a continuous differential operator to a difference operator
in a 1-D device structure.
into the impact of process technology on device performance. Therefore, MEDICI is a good tool
for connecting the device technology, physics, and characteristics. Then we apply this tool to the
analysis of the high-injection effects in SiGe HBTs.
2.3 Impact of high-JC HBE on transit time
In SiGe HBTs, there are two high-injection effects that significantly degrade the fT and transit
time: the conventional Kirk effect and the heterojunction barrier effect. The main contribution is
due to the increases in neutral-base charge, since this charge dominates the total transit time at high
injection. While semi-empirical or empirical models of the neutral-base charge in SiGe HBTs have
been presented [46][47], these models do not accurately fit the measured data at very high JC for
SiGe HBTs, especially for high-breakdown voltage devices.
Figure 10 shows the measured and fitted cut-off frequency as a function of JC . Observe that
the fT data decreases more rapidly than the HICUM model suggests at JC above 2.0 mA/µm2.
The VBIC model also fails to accurately capture the behavior. This model failure also causes dis-
crepancies in the ac device parameters used in RF circuit design (e.g., CBE ). Figure 11 shows
CBE as a function of JC derived using HICUM compared with measured data. The model clearly
underestimates CBE at JC above 2.0 mA/µm2.
Those deviations may cause problems in large-signal applications, such as power amplifiers.
Figure 12 shows the output characteristics with Rload = 280 Ω. Even though the dc bias of the





































Figure 11: Comparison of measured CBE − JC characteristics with the HICUM model.
sweep (IC = 8 mA and VCE = 0.8 V in the ellipse). One thus needs to consider the CBE and
changes in stored charge (fT ) in this operational range.
Further study shows that this model-to-data discrepancy is caused by the heterojunction barrier
effect. In SiGe HBTs, the transition from a narrow gap SiGe base layer to the larger bandgap Si
14




















High Breakdown SiGe HBT
AE=0.48x8.4 µm2
Figure 12: Output characteristics of a high-breakdown SiGe HBT.
collector layer introduces a valence band offset at the hetero-interface. Since this barrier is masked
by the band bending in the CB depletion region during low-injection operation, it has a negligible
effect on the device characteristics. At high injection, however, the collapse of the original CB
electric field at the hetero-interface reveals the barrier, which opposes the hole injection into the
collector [48][49]. The hole pile-up that occurs at the hetero-interface induces a conduction band
barrier that opposes the flow of electrons into the collector. This causes an increase in the stored
base charge, resulting in the sudden decrease of both fT and fmax. Since the amount of holes that
are blocked by the barrier is a thermally-activated function of the barrier height, it is expected that
this barrier effect will show a much more pronounced effect on the performance of the SiGe HBTs
at reduced temperatures [51].
In most compact models, the Kirk effect and barrier effect are lumped into one function, assum-
ing the Kirk effect and barrier effect occur simultaneously. This assumption, however, is no longer
valid when the SiGe/Si heterojunction is located either in the neutral base region or deeper in the
epitaxial collector. The latter case, for instance, might be found in SiGe HBTs optimized for high
breakdown voltage [50]. Figure 13 shows the pushed-out base caused by the Kirk effect at differ-
ent JC values in a SiGe HBT with a deep heterojunction. The upper part of the diagram is the Ge
profile. One finds that the neutral base is not subjected to the SiGe/Si heterojunction when the Kirk
15









Figure 13: Illustration of pushed-out base caused by Kirk effect at different JC in a SiGe HBT: (a)
pushed-out base does not cover the heterojunction; (b) pushed-out base covers the heterojunction.
effect onset occurs. That is, the barrier effect is significant only when JC is much higher than the





















Figure 14: Transit time as a function of JC for different barrier locations, calculated using MEDICI.
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Figure 14 shows simulated values of τF as a function of JC for different heterojunction locations,
where x = 0 implies the SiGe/Si transition is at the metallurgical CB junction. For a shallow
heterojunction location (i.e., 120 nm), the barrier effect is significant when the Kirk effect occurs.
However, for a deeper barrier location (i.e., 220 nm), the barrier effect is not significant, since
the pushed-out base caused by the Kirk effect has not yet reached the SiGe/Si heterojunction. To















Figure 15: Cross-section of the SiGe HBT used in the MEDICI simulations.
Calibrated 2-D MEDICI simulations is used to obtain deeper insights into how the neutral-base
charge density depends on JC . Figure 15 shows a cross-section of the SiGe HBT device used in the
simulations. The structure is identical to current state-of-the-art technology. The doping profile was
taken from measured SIMS data.
To better understand the impact of the SiGe barrier effect on the device characteristics, we
simulated three types of transistors: a Si BJT, a SiGe HBT with an infinitely deep heterojunction,
(i.e., extended into the sub-collector), and a SiGe HBT with a 220 nm deep heterojunction (as
measured from the metallurgical CB junction). The trapezoidal Ge profile has a peak Ge content of
10%, and is graded linearly across the neutral base, but is constant in the CB junction, as depicted
in the upper part of Figure 13.
Figures 16 and 17 show the simulated electric field and energy band diagrams as functions of
17






























Figure 16: Simulated electric field as a function of depth for a Si BJT and two SiGe HBTs, with JC
values at which the barrier effect both is and is not significant. The metallical BC junction is located
at 0 nm.
depth at medium and high JC for the two SiGe HBTs. A high JC corresponds to a large pushed-out
base region. In this region, the electric field is low and the band is almost flat. The electron mobility
is maximized and is approximately constant across the neutral base region (Figure 18). Thus, the
assumption of charge neutrality in this region is valid.
The electric field and energy band diagram are subjected to the barrier effect: at medium JC , the
SiGe/Si heterojunction is covered by space-charge-region, and there are no holes piled-up to counter
the heterojunction-induced electric field. Thus, there is a large enhanced electric field and no barrier
induced in EC . At high JC , however, the SiGe/Si heterojunction is exposed in the neutral base.
Here, the heterojunction-induced electric field is suppressed by the piled-up holes, and a barrier in
the EC results.
























= τe + τb + τc (9)
Hence, ∆n/∆JC as a function of depth determines the dependence of τF on JC .
Figures 19 and 20 show ∆n/∆JC as a function of depth for the three transistors when the barrier
effect is, and is not significant, respectively. The τe, τb, and τc can be obtained by the integration
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Figure 17: Simulated EC and EV as functions of depth for a Si BJT and two SiGe HBTs, with JC
values at which the barrier effect both is and is not significant.


























Figure 18: Simulated electron mobility as a function of depth for a Si BJT and two SiGe HBTs,
with JC values at which the barrier effect both is and is not significant.
shown in (9). Since the barrier effect occurs when the heterojunction is located in the pushed-out
base, it only changes τb. As shown in Figures 19 and 20, when the SiGe HBT is not subjected
19























Figure 19: Simulated ∆n/∆JC as a function of depth for a Si BJT and two SiGe HBTs, with a JC
value at which barrier effects are negligible.

























Figure 20: Simulated ∆n/∆JC as a function of depth for a Si BJT and two SiGe HBTs, with a JC
value at which barrier effects are significant.
to the barrier effect, the shape of ∆n/∆JC in the neutral base is triangular. However, when the
SiGe HBT is subjected to the barrier effect, the shape of ∆n/∆JC in the neutral base is trapezoidal.
20
Moreover, the slope of the trapezoid is approximately equal to the slope of the triangle under the
same bias conditions. A model of ∆τb caused by the barrier effect can be derived based on these
characteristics, as shown below.
2.4 Model implementation
Based on the simulations, the barrier effect only changes τb. Thus, the new transit time model
can be written as τf,new = τf,nobar + ∆τb, where ∆τb is the increase in transit time due to the barrier
effect. An existing compact model (HICUM in this case) can be applied to model τf,nobar.
Assuming that β >> 1 and Jp is negligible, the relationship between the charge in the neutral








where EFn and EFp are quasi-Fermi levels for the electrons and holes, respectively, µn is the mo-
bility of the electrons, and x is the depth. At high JC , when the Kirk effect occurs, the density of
electrons n near the pushed-out base is much higher than the local collector doping density Ndc,
suggesting that in this region n ' (n−Ndc) ' p. Figure 21 shows the electron and hole distribution
at different JC using MEDICI simulations, confirming that indeed n ' p in the pushed-out base.
Thus, n as a function of depth in the pushed-out base can be derived under high injection condi-
tions as (assuming that n >> Ndc)
n(n −Ndc(x)) ' n2ib(x)e
∆EF /kT = n2i e
∆Eg0/kT e(∆EF+x∆GEg,Ge)/kT (11)
or
n ' nie∆Eg0/2kT e(∆EF+x∆GEg,Ge)/2kT (12)
where ni is the intrinsic carrier concentration for zero bandgap narrowing, and ∆GEg,Ge = d(∆Eg,Ge)/dx
is the gradient of the bandgap narrowing caused by the Ge profile (i.e., ∆GEg,Ge is constant assum-
ing that the bandgap changes as a linear function of depth). Figure 22 shows the piecewise-linear
model for the Ge profile and bandgap narrowing as functions of depth in a deep heterojunction Ge

































































In the epitaxial collector region, ∆GEg,Ge = 0, and thus (13) can be solved as
∂n
∂Jn
= Ax + B (14)
where A = −1/(2kTµn), and B is a constant determined by the boundary conditions. Note that at
the pushed-out base, µn can be viewed as approximately constant (Figure 18). Thus, the distribution
of ∆n/∆JC in the epitaxial collector is a linear function of the depth and the slope is approximately
constant.







where C is a constant determined by the boundary conditions. Since the Ge profiles of most SiGe
HBTs with deep heterojunctions are flat in the pushed-out base, we can assume that ∆GEg,Ge = 0



















Figure 22: Illustration of piecewise-linear model of Ge mole fraction and ∆Eg as a function of
depth.
At the edge of the pushed-out base, Jn is dominated by drift current, and the electric field is so
high that the velocity of the electrons is saturated (Figures 16 and 18), and one gets Jn = qvsatn.







where xb is the boundary at the edge of the pushed-out base.
Near the barrier, the boundary conditions for the electrons are similar to those in the space-
charge-region of a pn junction. Hence, one obtains
∆n(x−bar) = e
∆Ebar/2kT × ∆n(x+bar) (17)
where xbar is the SiGe/Si hetero-interface, and ∆Ebar is the barrier height. Here x
−
bar is the SiGe/Si



















Figure 23: Illustration of ∆n/∆Jn as a function of depth for a SiGe HBT both with and without
a barrier effect present. xi is where the Ge profile begins to flatten, xbar is the location of the
heterojunction, and xb is the edge of the extended base.
Thus, ∆n/∆Jn can be solved using the equations and conditions above. Figure 23 shows
∆n/∆Jn as a function of depth for a SiGe HBT both with and without the barrier effect. The







0 , xb ≤ xbar
qxbar|A|(xb − xbar)(e∆Ebar/2kT − 1) , xb > xbar
(19)
where A = −1/(2kTµn) is the constant defined above. xb is a function of JC due to the Kirk effect,







0 , JC ≤ Jhc
wc(1 − Jhc/JC ) , JC > Jhc
(20)
where wc is the length of the epi-collector (Figure 23), and Jhc the critical onset current for the Kirk








0 , xb ≤ xbar
= τbb(1 − Jbar,c/JC ) , xb > xbar
(21)
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0 , JC ≤ Jbar,c
τbb
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Two additional parameters (xbar and ∆Ebar) are used to model ∆τb caused by barrier effect. τbb
and Jbar,c are two useful model fitting parameters, where τbb is the ∆τb at JC = +∞, and Jbar,c is





























Figure 24: The measured and modeled cut-off frequency as a function of JC using both the present
model, and the default HICUM model.
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This new model of the change in ∆τb caused by the barrier effect can be added to existing com-
pact models such as HICUM by introducing two additional parameters: xbar and ∆Ebar. Figure 24
compares the cut-off frequency as a function of JC using the present transit time model implemented
in HICUM, and the original HICUM result versus the measured data. Table 1 shows the key fitting
parameters used in the present model. The first four parameters are identical to the parameters in-
troduced in HICUM[47] and the last two are parameters derived above. For a 1-D model, Jhc is
identical to ICK/Area in HICUM.
Table 1: Key fitting parameters of the present model
Fitting parameters Vce = 0.8 V Vce = 3 V
tef0 (ps) 2.00 2.00
thcs (ps) 37 37
ahc 0.5 0.5
Jhc (mA/µm2) 0.8 1.9
tbb (ps) 110 110
Jbar,c (mA/µm2) 2.3 4.7
a 0.03 0.03
Based on the fitting parameters above, xbar ≈ 260 nm and ∆Ebar ≈ 70 mV can be used for this
device model. The comparison shows that the new derived model accurately captures the cut-off
frequency and transit time as a function of JC .
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CHAPTER III
SYSTEMATIC ANALYSIS OF NOISE AND LINEARITY
3.1 Compact model and circuit analysis
Accurate modeling of passive/active devices is clearly important to integrated circuit simula-
tion. There are two main approaches to building models: a physics-based analytical method and an
experimental-behavior-fitting method. The first approach derives the physical equations of the de-
vice using several assumptions or simplifications, and the extracted is referred to as a physics-based
model. The second approach uses purely-mathematical functions to fit the experiment data, and the
extracted is referred to as a behavioral model.
The physics-based model incorporates the insights of device physics, which is a key to device
technology optimization. The impact of the fabrication process on device behavior is thus pre-
dictable using this model. However, as the device is applied to extreme conditions such as high
frequency or high power, some assumptions or simplifications made in the derivations become in-
valid. Then, more sophisticated functions and model structure have to be used, thus burdening the
circuit analysis. Moreover, as the model becomes more complicated, it is hard to extract and verify
the model parameters without using additional testing structures.
Figure 25 shows the equivalent circuit structure of an industry paradigm for physics-based mod-
els: the VBIC (vertical bipolar inter-company) model [46]. Each component in the equivalent cir-
cuit reflects a physical effect (e.g., RCI models the quasi-saturation effect, Igc models the avalanche
multiplication, etc.). By tuning the model parameters of each component in simulation, one can
decouple the effect of different device-physics phenomena on the ac, dc, linearity, and noise perfor-
mance. There are totally 14 nodes in this model, eleven of which are traditional equivalent-circuit
nodes, two are in the excess phase network, and one is in the thermal network.
A behavioral model is easy to extract and verify [53]-[58]. Usually the mathematical expressions
adopted in behavior models and model structures are simplified. Hence these models are more
































Figure 25: The equivalent circuit of the VBIC model [46].















Figure 26: The model structure of a one-port behavioral model [53].
Figure 26 shows the model structure of the one-port behavioral model presented in [53]. In this
model, there is actually only one nodal function (i(t) = f (v(t), v′(t), · · · , v(p)(t), i′(t), · · · , i(q)(t)))
which needs to be calculated in simulation. However, it is difficult to link the function with practical
device process technology.
Each kind of model has pros and cons, as indicated above. From the calculation algorithm point
of view, there is no difference in simulations using either model. Figure 27 shows a general n-node
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model in circuit simulation (note if there is only one n-port model in the system, there should also
















































F1(V1, V2, · · · , Vn)
F2(V1, V2, · · · , Vn)
...






















Q1(V1, V2, · · · , Vn)
Q2(V1, V2, · · · , Vn)
...











where F1, F2, · · · , Fn and Q1, Q2, · · · , Qn are time-invariant nonlinear/linear functions (Later, we
also refer to Fi and Qi as "dc" and "charge" functions, respectively). Without loss of generality,
[I1, I2, · · · , In]T and [V1, V2, · · · , Vn]T are the stimuli and responses of the model instead of the
current and voltage as specified in the figure, respectively. The reason for using I and V for the rep-
resentation is to be compatible with the compact-modified-nodal-analysis (CMNA) [59] approach.
In this approach, all sources are converted to current sources as the stimuli, and the nodal voltages
are the variables to be solved as the responses.
This general model can be used to represent both a physics model such as the VBIC (which
is straight-forward) and the behavioral model discussed above. For the behavioral model, one can
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Therefore, the circuit analysis is generalized to calculate the responses with given stimuli using
equation (26). For dc analysis, when the system is stable, the time-derivative functions are equal to

































F1(V1, V2, · · · , Vn)
F2(V1, V2, · · · , Vn)
...











This can be numerically solved using Newton’s method with Gaussian elimination of the Jacobian
matrix of [F1, F2, · · · , Fn]T [45].

























































































are the elements of the Jacobian matrices of [F1, F2, · · · , Fn]T
and [Q1, Q2, · · · , Qn]T , respectively. s = jω = j2πf is the operating frequency. This linear
equation can be easily solved.
So far, the above derivations show how to implement dc or ac analysis. In the following sections,
the algorithm for systematic noise and linearity calculation will be presented. Only the linear noise
analysis and weakly-nonlinear analysis are discussed in this thesis. Unless specified otherwise, the
default variables and functions used later are in the frequency-domain rather than the time-domain.
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3.2 Noise calculation algorithm
There are three types of noise source in the integrated circuit: thermal noise, shot noise, and low-
frequency noise. The thermal noise originates from the random (Brownian) motion of the carriers,
and the shot noise originates from fluctuations in the carrier diffusion. The physical origin of low-
frequency noise is still an open question; one widely held belief is that this noise is related to the
trap-induced carrier generation and recombination [60].
A device noise model that characterizes these physics noise sources is required for both device
and circuit optimization. Figure 28 shows a general n-port device noise model [61][62]. The device
is modeled as a noiseless n-port system with n noise current sources. Unlike conventional signal
sources, the noise sources are random signals. Since the broadband noise in a transistor is either
Gaussian or Poisson process, which is an ergodic noise process. Therefore, the level of the noise
sources and the interactions among different noise sources can be defined using auto-correlation and
cross-correlation functions instead of the magnitude and phase. The auto-corvariance and cross-











































where in,i(t) is the noise-induced random noise fluctuation at port i (which is a measurable time-
domain current). ϕii is the time-domain auto-correlation of noise source in,i. ϕij is the time-domain
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cross-correlation between in,i(t) and in,j(t). The correlation functions characterize the noise behav-
ior as a random process: they indicate how fast the fluctuation decays within a time interval of τ. In
simulations, the frequency-domain equivalent noise signal model was used. The frequency-domain
noise correlation functions are written as.








where Sin,ii∗n,i (f ) is the current-square spectral density of the auto-correlation of noise source in,i
and Sin,ii∗n,j (f ) is the current-square spectral density of the cross-correlation between in,i and in,j.
These are functions of frequency. From the definitions above and using the convolution theory (i.e.,
appling t1 = −t and t2 − t1 = τ in equations (30)-(33)), one obtains






in,i(t2)ej2πft2dt2 = ˜in,i(f )˜i∗n,i(f ), (34)






in,j(t2)ej2πft2dt2 = ˜in,i(f )˜i∗n,j(f ), (35)
where ˜in,i(f ) is the Fourier transformation of the noise source in,i(t). Observe that the definition of
current-square spectral density of the auto-correlation of a noise source is identical to the definition
of current-square spectral density of an ac signal. Therefore, the noise source can be treated sim-
ilarly to an ac signal in the frequency-domain, except that the cross-correlation among different
noise sources should also be considered. The average current square of the noise source i in the




Sin,ii∗n,i (f )df ≈ Sin,ii∗n,i (f )∆f. (36)
For brevity, Sin,ii∗n,i replaces Sin,ii∗n,i (f ) when referring to the current-square spectral density. The
noise behavior is thus modeled using these current-square spectral densities. In general, the N-port













































In theory, the power spectral densities of the thermal noise and shot noise are not functions
of frequency, and they are referred to as broadband noise. The power spectral density of the low
frequency noise is a 1/f-like function of frequency, and it is also referred to as 1/f noise. In the RF
frequency range, the power spectral density of 1/f noise is much smaller than that of the broadband
noise. Therefore, the impact of 1/f noise is negligible in linear noise analyses at RF frequencies.
To be compatible with the CMNA approach, all noise sources are modeled as current sources
here. Figure 29 illustrates a simplified BJT model and the transferred form using noise current




























Figure 29: A simplified BJT model and the transferred form using noise current sources.
noise sources, respectively (the shot noise).
Sibi∗b = 2qIb, (38)
Sici∗c = 2qIc, (39)
and Svrbv∗rb , Svrev∗re and Svrcv∗rc are the voltage-square spectral density of the thermal noise sources
produced by the base, emitter, and collector resistances, respectively. The voltage-square spectral
density of the noise voltage source is defined similarly as the current-square spectral density of noise
current source, except that the voltage fluctuation instead of the current fluctuation is measured.
Svrxv∗rx = 4kTRx, (40)
where "x" refers to "b," "e," or "c" for the base, emitter and collector resistances, respectively. When
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These equations are used in conventional compact models, with the assumption that the correla-
tion among each noise source is 0. However, previous research [29] has shown that the correlation
between the base and collector noise needs to be considered at high frequencies. This is beyond the
capability of the standard circuit analyzers (e.g., HP-ADS, Cadence). Here, we present a systematic
noise calculation algorithm that includes the correlation term.
Without loss of generality, the model shown in Figure 28 is adopted for this analysis. In the
noise simulation, what we are interested in is the power spectral density of the outside node(s)
(namely, the node(s) that can be "forced" or "sensed" in the analysis) for a given circuit structure.
The voltage and current of the outside node(s) are denoted vo and io, respectively, and those of the


































where ˜in,o and ˜in,i denote the frequency-domain noise current source at the outside and internal








Then the system can be characterized as the relationship between io and vo, which is written as
io −˜in,E = io − ˜in,o + YoiY −1ii ˜in,i = (Yoo − YoiY
−1
ii Yii)vo = YE (s)vo, (45)
where YE (s) = Yoo − YoiY −1ii Yii is the effective Y-matrix representing the io − vo relation. ˜in,E =
˜in,o − YoiY −1ii ˜in,i is the effective noise current source. The correlation matrix of ˜in,E is calculated as
Sn,E = ˜in,E˜i
∗
n,E = Sn,oo − YoiY
−1
ii Sn,io − Sn,oi(Y
∗
ii )







Therefore, the noise characteristics of the outside node(s) can be obtained. For example, the
figures-of-merit of the noise in a two-port system are NFmin, Rn, and YOPT . These parameters can
be derived from the effective noise correlation matrix SY2 at the two ports concerned [23]. Using
the approach described above, one can directly convert the SYn to SY2, and then calculate the noise
parameters without neglecting the correlation among the physical noise sources.
3.3 Linearity calculation algorithm
The linearity calculation algorithm adopted here is the Volterra-series approach [32]. Consider
the general n-port system illustrated in Figure 27. Using a Taylor expansion and assuming small-
signal stimuli, the "dc" functions (Fi) approximate to the polynomials with order less than 4, as
shown below
Fi = Fi0 + PF1i + PF2i + PF3i, (47)























where V10, · · · , Vn0 are the dc biasing voltages at the n ports. vj/vk/vm is the small voltage variation
of node j/k/m, respectively. The charge functions (Qi) are expanded in a similar manner. Then



















































































where Ii−Fi0 is the small net-current variation at the node i. The first term on the right hand side of
equation (52) is the linear part of the system, and the second and third terms represent the nonlinear
part.















Figure 30: The equivalent nonlinear model for an n-port system.





























































This approach can be applied to a physics model to decouple the impact of different device
physics on linearity. Figure 31 shows a simplified BJT nonlinear model. In this model, six nonlinear
sources that are induced by different physical phenomena are used: the nonlinear Ib−Vbe and Ic−Vbe
relation; the nonlinear EB, CB, and CS capacitance; and the nonlinear avalanche-multiplication
current Icb. One can turn on/off each of these nonlinear current sources to determine the dominant
contribution.
Returning to the calculation algorithm, for brevity, we denote




































Figure 31: A simplified BJT nonlinear model.
we define TF1, TF2, and TF3 as























































































































































































































Note that TF1 is an n×n matrix, TF2 is an n×n×n tensor product, and TF3 is an n×n×n×n tensor
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product. TQ1, TQ2, and TQ3 are defined in a similar manner. These six parameters characterize the
nonlinear system.
We abbreviate equations (50) and (51) using the operators 〈v, v | TF2〉 and 〈v, v, v | TF3〉
































= 〈v, v, v | TF3〉, (57)
where v = [v1, v2, · · · , vn]T . The first operator "multiplies" two n-vectors with one n × n × n tensor
product and results in a new n-vector, and the second operator "multiplies" three n-vectors with one
n × n × n × n tensor product and results in a new n-vector. Equation (52) is then simplified as





TQ1 × v + 〈v, v | TQ2〉 + 〈v, v, v | TQ3〉

, (58)
where i = [I1 − F10, I2 − F20, · · · , In − Fn0]T . Similar to the CMNA approach, the i is determined
(equal to either 0 or the stimuli) in the linearity calculation. The problem is to solve for v using equa-
tion (58). In RF applications, the frequency-domain solution is desired. Therefore, equation (58) is
transferred into the frequency-domain using Fourier-series,
ĩ = TF1 × ṽ + 〈ṽ, ṽ | TF2〉ω + 〈ṽ, ṽ, ṽ | TF3〉ω
+ jω

TQ1 × ṽ + 〈ṽ, ṽ | TQ2〉ω + 〈ṽ, ṽ, ṽ | TQ3〉ω

, (59)
where ĩ and ṽ are the Fourier-series of i and v, respectively. 〈ṽ, ṽ | TF2〉ω is defined as

















































, i = 1, 2...n, (61)
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Aω = {(ω1, ω2)|ω1 + ω2 = ω;ω1, ω2 ∈ FA} is the frequency-pair set. FA is the frequency set that
includes all frequencies in the Fourier-series.
〈ṽ, ṽ, ṽ | TF3〉ω is defined as























































Bω = {(ω1, ω2, ω3)|ω1 + ω2 + ω3 = ω;ω1, ω2, ω3 ∈ FA}.
Note that the nonlinear voltage-controlled current sources (shown in Figure 30) are actually
the sum-of-products of the voltages at different frequencies. These sources are also referred to as
harmonic distortions, where the order of the distortion is equal to the order of the products of the
voltages. In small-signal analysis, the higher-order harmonic distortions are negligible. Therefore,
only the fundamental and lower-order harmonic distortions need to be considered [58].
In a two-tone analysis, the applied small-signal current sources include two frequency terms ω1
and ω2 that satisfy |ω1 − ω2| << ω1, ω2. At the fundamental frequencies ω1 and ω2, the nonlinear-
voltage-controlled current sources are negligible, and the equations below are solved to obtain ṽ(ω1)
and ṽ(ω2):
ĩ(ω1) = (TF1 + jω1TQ1) × ṽ(ω1), (64)
ĩ(ω2) = (TF1 + jω2TQ1) × ṽ(ω2). (65)
At the frequencies ω1 − ω2 and ω1 + ω2, the second-order harmonic distortion (second-order
voltage-controlled current sources) is significant because the applied current source ĩ equals to 0 at
these frequencies. However, the third- and higher order harmonic terms are still negligible. The
equations below are solved to obtain ṽ(ω1 − ω2) and ṽ(ω1 + ω2):
0 =

TF1 + j(ω1 − ω2)TQ1

 × ṽ(ω1 − ω2)
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+ 〈ṽ, ṽ | TF2〉ω1−ω2 + j(ω1 − ω2)〈ṽ, ṽ | TQ2〉ω1−ω2 , (66)
0 =

TF1 + j(ω1 + ω2)TQ1

 × ṽ(ω1 + ω2)
+ 〈ṽ, ṽ | TF2〉ω1+ω2 + j(ω1 + ω2)〈ṽ, ṽ | TQ2〉ω1+ω2 . (67)
Here, ṽ(ω1) and ṽ(±ω2) that were calculated in equations (64) and (65) are used in the defined
operator 〈ṽ, ṽ | TF2〉ω.
At the frequencies 2ω1 − ω2 and 2ω2 − ω1, neither the second- nor the third-order harmonic
distortion are negligible. The equations below are solved to obtain ṽ(2ω1 − ω2) and ṽ(2ω2 − ω1):
0 =

TF1 + j(2ω1 − ω2)TQ1

 × ṽ(2ω1 − ω2)
+ 〈ṽ, ṽ | TF2〉2ω1−ω2 + j(2ω1 − ω2)〈ṽ, ṽ | TQ2〉2ω1−ω2
+ 〈ṽ, ṽ, ṽ | TF3〉2ω1−ω2 + j(2ω1 − ω2)〈ṽ, ṽ, ṽ | TQ3〉2ω1−ω2 , (68)
0 =

TF1 + j(2ω2 − ω1)TQ1

 × ṽ(2ω2 − ω1)
+ 〈ṽ, ṽ | TF2〉2ω2−ω1 + j(2ω2 − ω1)〈ṽ, ṽ | TQ2〉2ω2−ω1
+ 〈ṽ, ṽ, ṽ | TF3〉2ω2−ω1 + j(2ω2 − ω1)〈ṽ, ṽ, ṽ | TQ3〉2ω2−ω1 . (69)
Here, ṽ(2ω1), ṽ(2ω2), ṽ(ω1 − ω2), ṽ(ω2 − ω1), ṽ(±ω1), and ṽ(±ω2) are used in the operator
〈ṽ, ṽ | TF2〉ω. ṽ(±ω1) and ṽ(±ω2) are used in the operator 〈ṽ, ṽ, ṽ | TF3〉ω.
Using the approach presented above, the second- and third-order intermodulation-distortion
(IM2 and IM3) and input-intercept-power (IIP2 and IIP3) can be analytically calculated. There
are no significant numerical errors and convergence problems inherent in this technique because of
the small-signal assumption. Moreover, the impact of different device physics on linearity can be
easily decoupled: simply set the corresponding TF2jkl and TF3jklm (or TQ2jkl and TQ3jklm) to 0.
Once the six parameters of the system (TF1, TF2, TF3, TQ1, TQ2, and TQ3) have been determined,
the harmonic distortions can be quickly and accurately calculated.
3.4 Small-signal integrated-circuit analyzer
Appling the algorithm described above, we proposed an EDA tool to analyze the broadband
noise and linearity in integrated-circuits. The program, which was written in Matlab, adopts the
general model and the noise/linearity calculation algorithm discussed in the previous sections. The
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principles supporting the device/circuit descriptions in the program are similar to those used in
Verilog-A [63]. However, since the simulation algorithm is different, there are some advantages in
the software, introduced below:
1. The correlation among different physics noise sources is considered.
2. The linearity calculation is consistent with different input power levels (i.e., no associated
numerical errors or convergence problems).
There are also other unique features of the proposed EDA tool, in particular its flexible opti-
mization configuration and device-level analysis capability. Figure 32 shows the framework of this
EDA tool. On the device side, the user can turn on or off each individual device physics effect,
such as self-heating, impact ionization, etc., or adjust the model parameters of these effects while
performing dc, ac, noise, and linearity simulations. On the circuit side, the user can specify the
design target(s), constraint(s) (e.g., gain, IIP3, NF), and the desired optimization strategy. The tool
























Figure 32: The framework of the proposed EDA tool.
Device-level optimization involves device simulation, device model extraction, circuit simula-
tion, and device engineering. The device structure, the doping level, and the Ge profile are the
variables used in the optimization. These variables are the inputs of device simulators such as
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MEDICI. The device simulation results (dc, ac, and noise data) are used to extract the model pa-
rameters of the designed device. The extracted model parameters are then applied to a specified
circuit design for circuit simulations. The circuit simulation results (gain, IIP3, NF, etc.) are taken
as optimization targets for device design. This technique make it possible to explore and engineer
device physics effects to improve circuit performance and provide guidelines for device processing.
In the next chapter, we will demonstrate the application of this software to RF LNA design and
optimization, and device-level analysis.
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CHAPTER IV
CIRCUIT APPLICATION: RF LNA DESIGN
4.1 Introduction
In an RF receiver, one of the most important features is its noise characteristics, that is, the
attribute of collecting the desired input signal while producing less noise. The noise factor F and





NF = 10 × log10(F ), (71)
where SNin and SNout are the signal to noise ratios at the input and output of the amplifier, respec-
tively.
Using the definitions above, one can calculate the minimum detectable input power level Pin,min
of a receiver:
Pin,min = F × SNreq × Pnf , (72)
where SNreq is the required signal to noise power ratio at the output of the receiver, and Pnf is the
input noise floor. Pin,min is a fundamental parameter of a receiver: the smaller the Pin,min, the higher
the sensitivity, and the wider area over which the receiver is functional. Note that both SNreq and
Pnf are not determined by the receiver. Therefore, to improve the sensitivity of the receiver (i.e., to
reduce Pin,min), F should be minimized.
In a linear cascade system (Figure 33), the overall noise factor Ftotal can be written as [22]






· · · , (73)
where F1, F2, and F3 are the noise factors of stages 1, 2, and 3, G1, G2, and G3 are the gains of
stages 1, 2, and 3, respectively. Observe that if the gain of the first stage (G1) is high enough, the
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Figure 33: Signal and noise gain in cascade amplifiers.
overall noise factor is dominated by the noise factor of the first stage (F1). Therefore, a low-noise-
amplifier (LNA), which provides a decent gain with a smaller F , is required and must be attached
in front of the receiver to obtain a low Ftotal.
Compared with other RF building blocks such as mixers and oscillators, the circuit structure
of an LNA is simple since the addition of devices produces more noise. There are three main
circuit topologies used for LNAs: single-transistor, cascade, and cascode [64]-[66]. Figure 34
shows the three different LNA equivalent circuit structures. Compared with single-transistor LNAs,
the cascade and cascode LNAs provide higher gain and isolation. However, the single-transistor
LNAs require less dc power consumption and can achieve a lower noise factor. The most appropriate
topology is selected based on the application requirement.
From a device perspective, the SiGe HBT is a better contender for Si-based RF LNAs because of
its high speed, high gain, low noise, and good linearity [4]. Improvements in the device technology
have broadened the design space for LNAs. On the other hand, it also demands higher levels of
optimization for the LNAs to achieve better performance, indicating that the design and optimization
is not only at the circuit level (e.g., with different circuit structures and biasing currents), but also
at the device level (e.g., with different device geometries and device profiles). In this chapter, we
will focus on general design concerns and optimization strategies for LNAs. An example of an










































single-transistor LNA cascode LNA
cascade LNA
Cc1
Figure 34: The three different LNA equivalent circuit structures.
4.2 RF LNA design concerns
4.2.1 Noise factor/figure
According to linear two-port noise theory [67], the noise factor (F ) or noise figure (NF) is a
function of the source impedance (YS ) and the noise parameters of the two-port system (Fmin, Rn,
and Yopt):









where GS is the real part of YS , Fmin is the minimum noise factor, Rn is the noise impedance, and Yopt
is the optimum admittance of the system. The noise parameters are functions of the biasing current
and device properties (both active and passive). Figure 35 shows the noise factor and minimum
noise factor as a function of the collector current (IC ) of a single-transistor SiGe HBT LNA.
In RF LNAs, the source impedance is fixed, usually at 50 Ω. Then, the optimization goal is to
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engineer the noise parameters of the system to obtain a lower F . One method is to determine the
minimum Fmin in design space and then tune the Yopt (without changing Fmin) to be close to YS .
This approach produces the lowest F for the amplifier. As shown in Figure 35, for example, the
minimum Fmin is at IC = 3.0 mA. Therefore, to obtain the lowest NF (i.e., 0.93 dB), IC should
equal 3 mA and Yopt = YS .












NF of the LNA
NFMIN of the LNA
Figure 35: The actual noise factor and minimum noise factor as a function of the collector current
(IC ) of a single-transistor SiGe HBT LNA.
In reality, however, other specifications such as gain and linearity of the LNA also need to be
considered, and trade-offs between the noise factor and these specifications are unavoidable. In this
case, the noise figure F does not need to be tuned to Fmin because Fmin also depends on design
variables, particularly the device geometry and biasing current [68]. As shown in Figure 35, the
actual NF at IC = 6 mA is lower than NFmin at IC = 10 mA. This implies that relaxing the noise
factor requirement can either be traded for a larger biasing current range while Yopt = YS holds,
or a smaller IC range but more flexible noise matching requirement (Yopt 6= YS ), hence permitting
a larger device geometry range. Due to these concerns, general optimization strategies will be
developed in the next section.
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4.2.2 Gain and matching
The gain of LNA also affect the overall noise factor of the system. Among various gain defi-
nitions, the transducer gain (GT ) and available gain (GA) are used as the figures-of-merit since the
source impedance of LNA is fixed.
The transducer gain is the ratio of the actual power delivered by the amplifier to an arbitrary
load to the power available from the source. It is a function of the s-parameters of the amplifier (s11,
s12, s21, and s22) and the source and load reflection coefficients (ΓS and ΓL)
GT = |s21|2
(




|1 − ΓSs11|2 |1 − ΓLΓ2|2
, (75)
where




The available gain is the ratio of the power available at the output of the amplifier to the power
available from the source. It is actually the maximum transducer gain (obtained by sweeping the
load impedance) and is a function of the s-parameters and the source reflection coefficients
GA = |s21|2





The source impedance is usually 50 Ω. Therefore, GA = |s21|2/(1 − |s22|2).
When an LNA is designed exclusively as an RF building block, low voltage-standing-wave
ratios (VSWRs) at the input and output of the LNA are also required. This requirement offers good
matching between the LNA and other blocks (e.g., antenna, mixer, filter). Therefore, the |s11| and
|s22| of the LNA should be minimized. In ideal conditions, s11 = s22 = 0 and GA = |s21|2. Thus,
the optimization goals concerning the gain and matching are to maximize |s21| and minimize |s11|
and |s22|.
4.2.3 Linearity
Another concern in LNAs is linearity, which confines their maximum input power. For circuits
such as LNAs operating in the small-signal range, the figure-of-merit of linearity is the input third-
order intercept point (IIP3).
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Figure 36 shows the first- and third-order output power as a function of input power of the
LNAs with different IIP3s. In an RF receiver, the third-order distortion of the output power is an
unexpected signal, and should be lower than a required level (e.g., the noise floor) to maintain the
output signal quality. Correspondingly, the input power should be lower than Pin,max,
Pin,max = IIP3 − (IIP3 + gain − Pnf )/3, (78)









Figure 36: The first- and third-order output power as a function of input power of the LNAs with
different IIP3s.
Observe that the LNA with higher IIP3 exhibits a higher Pin,max, indicating a wider range for
acceptable input power. Therefore, maximizing IIP3 is another goal of LNA optimization.
4.2.4 Power consumption and stability






where Ibias,i and Vbias,i are the dc injected current and voltage supply at pad i, respectively. The
supply voltage is typically fixed, therefore a smaller biasing current is desirable in low power LNA
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designs. Additionally, a robust LNA should be unconditionally stable over any frequency range.
These requirements are generally considered as design constraints rather than optimization goals.
4.3 SiGe cascode LNA design
4.3.1 Optimization strategies
Without loss of generality, the optimization goals for RF LNAs are low noise (NF), high gain
(|s21|2), low VSWR (|s11| and |s22|), and high linearity (IIP3) with the low power consumption and
stability constraints, and the design variables are the values of inductors (Lx), capacitors (Cy),
and resistors (Rz), the device geometry (emitter length LE ),1 and biasing current (IC ).2 The
optimization goals can be written as functions of design variables (e.g., NF(Lx, Cy, Rz, LE , IC ),
IIP3(Lx, Cy, Rz, LE , IC )). Therefore, the problem can be generalized as optimizing a group of
goal-functions in an N-dimensional space, where N is the number of the design variables.
For a better evaluation of the overall performance, we first choose the goal-functions that will
not be considered in the trade-off (e.g., |s11| and |s22|). The dimension of the design space decreases
as these goal-functions are optimized. In inductively-degenerated cascode LNAs (Figure 34), for
example, the values of inductors and capacitors are determined when |s11| and |s22| are minimized,
and consequently the design space is reduced to 2-D (LE and IC ).
Second, the values of those goal-functions that are of interest to us (e.g., NF, gain, and IIP3), are
calculated in the design sub-space, and the contours of these functions are drawn. In this example,
the contour-lines of NF, gain, and IIP3 are plotted in the 2-D (LE − IC ) space.
Moreover, the design sub-space shrinks when the additional design constraints are consid-
ered. For instance, the power consumption constraint requires that IC should be smaller than a
required level (IC,max). Therefore, the design LE − IC sub-space diminishes from (0,∞)×(0,∞) to
(0,∞)×(0, IC,max). The optimum design point, as shown later, can be easily found in this contour
plot on the design sub-space.
1For brevity, the effect of device geometry is viewed as the effect of laying out multiple unit devices in parallel. Here,
the emitter length LE is used and is equivalent to a device scaling factor.
2IC denotes the collector biasing current. For MOSFETs, IDS is used to denote the drain-source biasing current
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4.3.2 Device models
In this chapter, a simplified device model is used in analysis to derive analytical expressions and
design rules of thumb. In actual design experience, delicate compact models such as VBIC, HICUM
and MEXTRAM are used so that the parasitics and second-order effects are also considered.
IBM 5HP SiGe HBTs are used in this design. Table 2 summarizes the measured transistor
parameters of a typical SiGe HBT unit. Figure 31 shows the large-signal nonlinear model of this
SiGe HBT. Here, ICE represents the collector current transported from the emitter, IBE represents
the hole injection into the emitter, and ICB represents the avalanche multiplication current
ICB = ICE ·(M − 1) = IC0(VBE )·FEarly·(M − 1), (80)
where IC0(VBE ) is IC measured at zero VCB, M is the avalanche multiplication factor, and FEarly
is the Early effect factor. M-1 and FEarly were experimentally extracted using a technique proposed
in [69].
Table 2: Measured parameters of a SiGe HBT. The device size is 0.5 × 20 × 2 µm2.
Peak β 110
Peak fT 51 GHz
τec 2.7 ps
rbb@IC = 10 mA 8.9 Ω
BVceo 3.3 V
M-1 is often modeled only as a function of VCB. In the SiGe HBTs used in this work, however,
M-1 is also a strong function of JC [36]. The following equation was used to describe the VCB and
JC dependence of M-1










where a is an empirical coefficient which takes into account the Kirk effect, and










where VCB0, Vm, VR, IC0 and b are model parameters, and b is typically 0.33−0.5. These parameters
must be determined by fitting the measured M-1 data. Figure 37 shows the measured and model-
fitted M-1 as a function of the collector current density JC at different VCB. The model agrees well
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Collector current density (A/µm2)
M
–1
VCB=2.0V    VCB=2.3V 
VCB=2.6V    VCB=2.9V 
fitting data
Figure 37: The measured and model-fitted M-1 as a function of the collector current JC at different
VCB.
In addition, Ccb is the collector base junction depletion capacitance, Ccs is the collector substrate
depletion capacitance, and Cbe consists of diffusion capacitance Cde and depletion capacitance Cte
according to
Cbe = Cde + Cte, (83)
Cde = gm·τf . (84)
In this model, six nonlinear sources are considered: nonlinear transconductance (gm), nonlinear EB
conductance (gbe), three nonlinear capacitances (Cbe, Cbc, and Ccs), and avalanche multiplication
(Icb).
In the RF LNA noise simulation, only broadband noise is considered.1 Figure 29 shows the
noise model of the SiGe HBT. The noise sources are expressed in equations (38)-(41).
Before the analysis, the presented linearity calculation algorithm in the EDA tool is further
verified by simulation results obtained using HP-ADS. Figure 38 shows the IIP3 versus biasing
IC for a single transistor amplifier obtained using our Volterra-series approach and HP-ADS. At
1Since the devices in LNA are operating in the small-signal range, the device-induced low frequency noise is negligible
at radio frequencies
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input powers below −20 dBm and higher than −50 dBm, the deviation between the IIP3s is less
than 0.05 dB, demonstrating the good precision offered by this approach. Using this EDA tool, we











) AE = 0.5x20x4 µm2
freq = 2 GHz, ∆f = 1 MHz
VCE = 1 V
Volterra Series 
HP–ADS
Figure 38: IIP3 as a function of bias current in a single transistor. AE = 0.5×20×2 µm2, Vce = 1 V.
The tone spacing is 1 MHz.
can now perform a systematic analysis and optimization in a SiGe inductively-degenerated cascode
LNA.
4.3.3 IC dependence analysis
The simulation results show that IIP3 does not increase monotonically as collector current in-
creases when inductors le and lb are adjusted for input-impedance matching. Figure 39 shows IIP3
as a function of collector current for four different emitter lengths. Peaks of IIP3 can be observed
for each emitter length. For instance, an IIP3 peak occurs at Ice ' 6 mA when the emitter length
= 40 µm. Past this point, a further increase in collector current degrades IIP3.
To understand the physical origin of the peak, IIP3 was simulated by turning on the individual
physical nonlinearities as well as turning on all the nonlinearities. Figure 40 shows the resultant
individual and overall IIP3 as a function of collector current for an emitter length of 40 µm. Observe
that when Ice = 6−8 mA, the overall IIP3 (∇) is higher than IIP3 caused by either gm (×), gbe (o), or
























Figure 39: IIP3 as a function of IC in 0.5 × 20, 0.5 × 40, 0.5 × 80, and 0.5 × 160 µm2 transistors
at 2 GHz.
is a peak for the total IIP3, but no peak for IIP3 caused by any individual nonlinearity, implying
that the cancellation is maximized at the IIP3 peak. Increasing collector current has two effects on
IIP3: 1) It monotonically decreases the impedance of the EB junction, thereby reducing the first-
order (linear) ac voltage on the EB junction, which controls the gm, gbe, and Cbe nonlinearities. As a
result, the IIP3 calculated by turning on these individual nonlinearities monotonically increases with
increasing IC ; 2) It changes the cancellation among individual nonlinearities, which is maximized
at a certain collector current. The resulting increase of IIP3 leads to a peak in the overall IIP3
obtained by turning on all of these nonlinearities. The overall IIP3 can be maximized at each
collector current. The distortions generated by each individual nonlinear source cancel out in part,
which makes the overall distortion lower than the individual distortion.
Note that the observed non-monotonic behaviour of IIP3 is in direct contrast to conventional
wisdom that IIP3 improves monotonically with increasing collector current [22]. The underlying
reason is that le and lb are adjusted for input impedance matching as the collector current increases.
The cancellation of IIP3 dominates, producing an IIP3 peak as shown in Figure 40.
Figure 41 shows gain as a function of collector current for four different emitter lengths. Ob-
serve that the gain increases monotonically as collector current increases. Physically, it increases
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Figure 40: Comparison of collector current dependence of IIP3 caused by different nonlinear
sources at 2 GHz, for an emitter length = 40 µm.
gradually at high collector current because the diffusion capacitance (Cde) across the EB junction























Figure 41: Gain as a function of IC in 0.5 × 20, 0.5 × 40, 0.5 × 80, and 0.5 × 160 µm2 transistors
at 2 GHz.
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Figure 42 shows NF as a function of collector current for four different emitter lengths. As
expected, the collector current shot noise is dominant at lower IC , NF increases as IC decreases
because of the gain decreases. At higher IC , the base current shot noise, which is proportional to

















Figure 42: NF as a function of IC in 0.5 × 20, 0.5 × 40, 0.5 × 80, and 0.5 × 160 µm2 transistors at
2 GHz.
4.3.4 Geometry dependence analysis
Figure 43 shows IIP3 as a function of emitter length for different values of IC at 2 GHz. At
IC = 6 mA, a peak in IIP3 can be observed at an emitter length of 30 µm. At IC = 4 mA, the
IIP3 peak occurs at emitter lengths lower than 10 µm. The peak is due to nonlinearity cancellation.
However, at IC = 7.5 mA, IIP3 increases monotonically as the emitter length increases up to
100 µm. This is because the cancellation is a strong function of collector current and is not dominant
at IC = 7.5 mA, as shown below.
Figure 44 shows the resultant individual and overall IIP3 as a function of emitter length with
IC = 6 mA at 2 GHz. The overall IIP3 increases up to its peak value at an emitter length of
about 33 µm, then rolls off to a nearly constant value as the length increases beyond 33 µm. The
emitter length has two effects on IIP3: 1) Increasing the emitter length with a fixed bias current
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Figure 43: IIP3 as a function of emitter length, with IC = 4, 6, 7.5 mA at 2 GHz.
increases the EB depletion capacitance, thus decreasing the magnitude of the impedance across
the EB junction. Because the input impedance is fixed at 50 Ω, the ac current from the source
injected into the EB junction does not change as emitter length increases. Thus the first-order
ac voltage on the EB junction decreases, consequently, the IIP3 calculated by turning on these
individual nonlinearities increases monotonically; 2) It changes the cancellation between individual
nonlinearities. For IC = 6 mA, the cancellation dominates the distortion and is maximized at an
emitter length of 30 µm, and thus a peak in IIP3 occurs. For IC = 7.5 mA, other effects dominate
the distortion and no IIP3 peak occurs.
Figure 45 shows the gain as a function of emitter length with different values of IC . The deple-
tion capacitance increases as the emitter length increases, decreasing the gain.
Figure 46 shows noise figure as a function of emitter length with different values of IC at 2 GHz.
For short emitter lengths, the thermal noise caused by the base resistance is dominant. For long
emitter lengths, however, the collector current shot noise contribution dominates NF. Therefore,
there is an optimum emitter length that balances the noise caused by rb and IC .
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Figure 44: Comparison of emitter length dependence of IIP3 caused by different nonlinear sources
at 2 GHz, for IC = 6 mA.















Figure 45: Gain as a function of emitter length, with IC = 4, 6, 7.5 mA at 2 GHz.
4.3.5 Optimum LNA design
A determination of the optimum emitter length and IC which balances IIP3, gain, and noise
figure can be obtained by an overall consideration of these simulation results. Figure 47 shows IIP3
contours as a function of emitter length and collector current. The design space for NF ≤ 1.2 dB
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Figure 46: NF as a function of emitter length, with IC = 4, 6, 7.5 mA at 2 GHz.
is within the dashed line, and the design space for gain ≥ 15 dB is above the dash-dotted line.
Within the design space that meets these criteria (NF ≤ 1.2 dB and gain ≥ 15 dB), observe that
IIP3 changes dramatically, from approximately -5 dBm to 15 dBm. The optimum design point for
a maximum IIP3 is thus an emitter length = 80 µm and IC = 7.5 mA. The maximum IIP3 is then
above 15 dBm, with a resultant noise figure of 1.15 dB.
In contrast, IIP3 at the design point optimum for noise figure (IC = 4 mA, emitter length =
60 µm) is only 0 dBm. The LNA design point optimum for IIP3 is a better overall choice, be-
cause the noise figure is still near its minimum, while IIP3 is significantly higher (by 15 dB). The
disadvantage of this approach, however, is that the required bias current is 3.5 mA higher.
Therefore, for an optimized design (80 µm and 7.5 mA), IIP3 = 15.8 dBm, gain is 18 dB,
NF = 1.15 dB, and |s11|, |s22| < −30 dB. Furthermore, if the power consumption constraint shrinks
to IC ≤ 5.5 mA, an IIP3 of 5 dBm can be obtained at LE = 50 µm and IC = 5.5 mA, with a
near-minimum noise figure of 1.08 dB.
4.4 Analytical expressions and design rules-of-thumb
The procedure introduced above is a numerical methodology that produces accurate simulation
results. Furthermore, analytical expressions of the values of required inductors, gain, NF, and IIP3
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Figure 47: IIP3 contours as a function of emitter length and collector current for an input impedance
matched LNA at 2 GHz. The dashed line is the noise figure contour at 1.2 dB, and the dash-dot line
is the gain contour at 15 dB.
can also be derived by simplifying the device model [8]. These analytical expressions provide the
design rules of thumb.
To derive the analytical expressions, we neglect the emitter and collector resistance, base-
collector and collector-substrate capacitance, and avalanche multiplication current. The analytical



















where ω = 2πf is the circuit operating frequency, Rs = 50 Ω is the source impedance, and fT is
the cut-off frequency at the chosen LE − IC (emitter length−bias current) point. Note that gbe was
neglected in the traditional input impedance matching equations, assuming 1 << ωβ/2πfT and
Rs << 1/gbe [70]. However, the assumption of 2πfT << ωβ is no longer valid when fT is much
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higher than the operational frequencies for SiGe HBT LNAs. In RFIC fabrication, smaller lb1 is
preferred because the Q-factor of typical on-wafer inductors is small, and hence will degrade noise
performance. From the equations above, when IC is fixed, the required lb becomes smaller as fT
decreases. At low injection, fT decreases as the current density (JC = IC/WE/LE , where WE is
the emitter width) decreases, so a larger LE requires a smaller lb.
Assuming that ω << 2πfT , the current gain of the common-base stage is close to unity. More-
over, since the input impedance is matched to the source resistance Rs, the current injected into the







and the gain of power can be written as
gain =
β2Rload
[1 + (ωβ/2πfT )]2Rs
. (88)
At low injection, as JC increases, fT increases, and thus the gain increases. Hence gain increases
with increasing IC and fixed LE , and decreases with increasing LE and fixed IC , as expected.
The noise figure can be written as
NF = 10 log10(1 + nib + nic + nvb), (89)
nib =











where B = 2πfT/ωβ. Under an overall power consumption constraint, IC normally is less than













1The value le is usually much smaller than lb, thus the effect of the parasitics of le on noise is negligible.
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According to these equations, when LE is fixed, at lower IC , the collector current shot noise (nic)
is dominant. NF increases as IC decreases. At higher IC , the base current shot noise (nib), which is
proportional to IC , dominates NF. Thus, there is an optimum value of IC that minimizes NF.
When IC is fixed, at a small LE , the thermal noise caused by the base resistance (nrb) is dom-
inant. At a large LE , however, the collector current shot noise (nic) contribution dominates NF.
Therefore, there is an optimum LE that balances the noise caused by rb and IC .











































· (Zb(ω) +Ze(ω)) +Ze(ω), (101)
B(ω) = Vt · [1 + jω·Cte(Zb(ω) +Ze(ω))] , (102)
Zb(ω) = jω·lb + Rs, (103)
Ze(ω) = jω·le, (104)
where le and lb are determined by equations (85) and (86).
C(ω1, ω2) is the square of the magnitude of the first-order ac voltage across the EB junction. As
IC increases, the voltage drop across the EB junction decreases, and thus this term decreases. L(ω)
is proportional to the current gain divided by IC at the operating frequency, and also decreases as
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Figure 48: Cancellation term and its two components as a function of IC . Note that the minimum
value of this term responds to the maximum cancellation.
IC increases. The third term of IM3, |(1 − G(2ω1) − 2G(ω1 − ω2))|, determines the nonlinearity
cancellation, and is called as the cancellation term. Figure 48 shows |1 − G(2ω)|, |2G(∆ω)| and
|1 − G(2ω) − 2G(∆ω)| as functions of IC . At IC = 7 mA, |1 − G(2ω)| is equal to |2G(∆ω)|, and
they are both in phase. Thus |1 − G(2ω) − 2G(∆ω)| is minimized at this point.



























Figure 49: The three terms, the total IM3, and the IIP3 for the input-impedance matched amplifier.
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Fixing LE , the cancellation term can be maximized at a specific IC . An IM3 valley or an IIP3
peak is observed when the cancellation effect dominates. Figure 49 shows the three terms, the
total IM3, and the IIP3 for the input-impedance matched amplifier. The minimum value of the
cancellation term, IM3, and the maximum IIP3 occur at the same value of IC , proving that the
cancellation term dominates IM3.



























Figure 50: IM3 terms and the IIP3 as functions of LE at IC = 6 mA



























Figure 51: IM3 terms and the IIP3 as functions of LE at IC = 7.5 mA.
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The IM3 is a similar function of LE . However, at some ICs, the other two terms dominate IM3.
Thus, when IC is fixed at these values, no IIP3 peak will be observed. Figures 50 and 51 show the
three terms, the IM3, and the IIP3 as functions of LE at IC = 6 mA and IC = 7.5 mA. An IIP3
peak can be observed at IC = 6 mA, but no IIP3 peak is observed at IC = 7.5 mA. The cancellation
is pushed to higher current and weakened as IC increases, hence the other two terms dominate the
IM3 trend.
The derived behavior of gain, NF, and IIP3 for varying LE and IC is identical to that obtained
from the simulations, although they offer better intuitive insight into the optimum LNA design space.
Therefore, one can in the first order locate the optimum design range using the equations above.
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CHAPTER V
BEHAVIOR MODEL: A SHORTCUT IN LINEARITY ANALYSIS
5.1 Theory of the lumped-nonlinear-source behavioral model
The key virtue of behavioral model is its simplicity in circuit analysis. However, this advantage
is not fully utilized using the linearity analysis approach presented in Chapter III. In a time-domain
nonlinear behavioral model of a one-port device, for example, the I−V relation can be characterized
as
I (t) = f (V (t), V ′(t), V ′′(t), ..., V (p)(t), I ′(t), I ′′(t), ..., I (q)(t)). (105)
Using the presented approach (equation (27)), the required node number equals the sum of the
orders of the time-derivatives of V and I in function f plus one (p + q + 1), which is comparable
with the node number in a physics model. Therefore, the actual simulation time needed using
behavioral models may be even longer than the time taken using optimized physics models.
In this chapter, we present a two-port frequency-domain lumped-nonlinear-source (LNS) be-
havioral model and its associated construction techniques. Using this method, the node number of
the system is reduced considerably. Hence, the linearity calculation is simplified.
In a weakly nonlinear system, the equation can be truncated to a polynomial with an order of
3, using the Taylor series. In a periodic-steady-state condition, similar to that used in the Volterra
series methodology, the polynomial can be transferred into a Fourier series. The frequencies in the
Fourier series includes a base frequency set (e.g., ω1, ω2, ω3, ...) and the harmonics (e.g., 2ω1, ω1 +
ω2, 3ω3 − ω2, 0, ...). As previously, we denote the frequency set that includes all frequencies of the
Fourier series as FA. Then at any frequency ω ∈ FA, the response i(ω) (current in this case) is
written as the sum of a linear function of the stimulus at this frequency v(ω) (voltage in this case),
and the second- and third-order intermodulation products:
i(ω) = ilin(ω) + i2nd(ω) + i3rd(ω)
= y1(ω)v(ω) + i2nd(ω) + i3rd(ω), (106)
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where y1(ω) is the admittance, and i2nd(ω) is the second-order intermodulation at frequency ω.






where Aω is a frequency-pair set: Aω = {(ω1, ω2)| ω1 + ω2 = ω; ω1, ω2 ∈ FA}. y2(ω1, ω2) is the
second-order nonlinear parameter, which satisfies y2(ω1, ω2) = y2(ω2, ω1).
Similarly, i3rd(ω) is the third-order intermodulation at frequency ω. It is generated by any three




y3(ω1, ω2, ω3)v(ω1)v(ω2)v(ω3), (108)
where Bω = {(ω1, ω2, ω3)| ω1 + ω2 + ω3 = ω; ω1, ω2, ω3 ∈ FA}. y3(ω1, ω2, ω3) is the third-order
nonlinear parameter, which satisfies y3(ω1, ω2, ω3) = y3(ω1, ω3, ω2) = y3(ω3, ω1, ω2).
Equation (106) expresses the presented one-port lumped-nonlinear-source model. In this model,
ilin(ω) = y1(ω)v(ω) is the linear part, while i2nd and i3rd are the lumped nonlinear current sources,
which are controlled by stimuli at frequencies in Aω and Bω. This model can be extended to N-port
nonlinear systems as shown in Figure 30, the only difference being that here the model parameters
are frequency dependent. Figure 52 shows a two-port nonlinear system and its equivalent lumped-
nonlinear-source model. The stimuli are the voltages, and the responses are the currents of the








Figure 52: A two-port nonlinear system and its equivalent lumped-nonlinear-source model.


































, i = 1, 2. (110)
Observe that 2× 2× 2 = 8 parameters are required to model the second-order nonlinear source,
and 2 × 2 × 2 × 2 = 16 parameters are required to model the third-order nonlinear source. For
brevity, we denote Y2 and Y3, which are 2 × 2 × 2 and 2 × 2 × 2 × 2 tensors, respectively, as
Y2(i, m, n) = ymni,2 , (111)
Y3(i, m, n, j) = y
mnj














































































































The three parameters Y1(ω1), Y2(ω1, ω2), and Y3(ω1, ω2, ω3) uniquely characterize a nonlinear two-
port system. They can be accurately extracted using a set of harmonic balance simulations. The
nonlinear current sources can also be transformed into voltage, or hybrid sources. As shown in
Figure 53, different forms of two-port lumped-nonlinear-source behavioral models can be used to
capture the same device: the Z1, Z2, and Z3 parameters are used to characterize the nonlinear
voltage sources of the two ports, while the H1, H2, and H3 parameters are used to characterize the
nonlinear current source at port 1 and the nonlinear voltage source at port 2, and the A1, A2, and A3
parameters are used to characterize the nonlinear current and voltage sources at port 2. Each form




























Figure 53: Different forms of two-port lumped-nonlinear-source behavioral models.
Any two parallel, series, or cascade two-port nonlinear systems can be combined into one larger
two-port nonlinear system. Figure 54 shows different combinations of two systems using different
nonlinear model forms. The Y1, Y2, and Y3 parameters are best suited to a parallel combination;
the Z1, Z2, and Z3 parameters are best suited to a series combination; and the A1, A2, and A3
parameters are best suited to a cascade combination. Therefore, more complicated systems can be
easily simplified using these transformations and combinations.
5.2 Linearity analysis application
Using this two-port LNS modeling technique, the impact of harmonic source/load impedance
on the output IM2 and IM3 of a two-port system is investigated. Similar studies on the impact
of harmonic impedance on LNAs had been presented in [71]. The goal is to optimize linearity
with minimum effect on other system performance metrics such as gain, noise, and input/output
match – since the fundamental source/load impedance is fixed. However, those results were limited
to a simplified device compact model and circuit topology, and lose accuracy as the equivalent
circuit becomes more complicated. Using the presented modeling technique, as we will show, a
generic and accurate relation between IM2 or IM3 and the source or load harmonic impedances




















































Figure 54: Different combinations of two systems using different nonlinear model forms.
procedure is demonstrated based on this relation. In the last section of this chapter, harmonic load-
pull measurements are performed on advanced SiGe HBTs to prove the validity and usefulness of
the derived results.
Figure 55 shows the circuit diagram used in the analysis. The input is a two-tone current source
in parallel with a source impedance zS . The output is the power delivered to a load impedance zL.
The two frequencies of the stimulating source (ω1 and ω2) are close to each other |ω2 − ω1| <<
ω1, ω2. Without loss of generality, we arbitrarily choose a nonlinear two-port system, which can be
either a device or a circuit. Its model parameters are Y1, Y2, and Y3.
The IM2 at 2ω1, and IM3 at 2ω1−ω2 can be derived using the Volterra-series methodology [36].
In a weakly nonlinear system analysis, one can prove that the impact of source and load impedances
at the third order or above harmonic frequencies are negligible. Therefore, only dc (or IF) and












Figure 55: Circuit diagram used in linearity analysis to assess the impacts of harmonic source/load
impedances.
First, consider the interferences of the second-harmonic impedance. When the source impedance
at each frequency is fixed, the IM2 can be written as a function of the second-harmonic load admit-





where AL2 and CL are parameters that are derived using the lumped nonlinear current source model
(see Appendix B). They are determined by the source impedance and Y1, Y2, and Y3 parameters,
but they are not functions of the second-harmonic load impedance yL,2. Therefore, the IM2 as a
function of yL,2 can be simply expressed as




Thus, only two variables are required to characterize the IM2 in the second-harmonic load impedance
plane.











|yS,2 + CS |2
. (119)
where AL3 and BL3 are parameters that are derived using the lumped nonlinear current source
model (see Appendix B). Once again, they are determined by the source impedance and Y1, Y2, and
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Y3 parameters, but they are not functions of the second-harmonic load impedance yL,2. Therefore,
the IM3 as a function of yL,2 can be simply expressed as




Thus, only three variables are required to characterize the IM3 in the second-harmonic load impedance
plane.
Similarly, when the load impedance at each frequency is fixed, both the IM2 and IM3 as func-
tions of the second-harmonic source admittance can be simply expressed as in equation (120). In
this case, x = yS,2 = yS (2ω1) is the second-order source impedance. We write AS2, BS2, and CS as
the A, B, and C parameters of the IM2 in the second-harmonic source impedance plane; and AS3,
BS3, and CS as the A, B, and C parameters of the IM3 in the second-harmonic source impedance
plane, respectively. These parameters are determined by the load impedance and Y1, Y2, and Y3
parameters.
The impact of the dc/IF impedance can be analyzed in the same manner. Note that the IM2 at
2ω1 is not a function of the IF load/source impedance. However, the IM3 as a function of the IF
load/source impedance can be expressed as in equation (120). We denote AL3,∆, BL3,∆, and CL,∆
as the A, B, and C parameters of the IM3 in the IF load impedance plane; and AS3,∆, BS3,∆, and
CS,∆ as the A, B, and C parameters of the IM3 in the IF source impedance plane.
Observe that only three parameters are required to characterize the relation between the linear-
ity and harmonic impedance. This expression greatly simplifies the linearity optimization process
using harmonic impedance techniques. Moreover, it is universal for all two-port weakly nonlinear
systems, and therefore it can be applied in device, circuit, or system linearity optimization method-
ologies.
5.3 Analysis and simulation
5.3.1 Device analysis
From equations (116) and (120), one can prove that the contours of IM2 and IM3 should be
circles or lines in the load or source harmonic admittance plane (or impedance plane). This is
because both the denominators and numerators in the equations are polynomials with orders less
than 3.
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In the second-harmonic load-pull, real(CL)>0 if the circuit is unconditionally stable. Then,
there is only one peak (yL,2=conj(CL)) and no valley of IM2 in the yL,2 plane. The peak (conjugate
matching point) can be extracted using the Y1 parameters and source impedance at 2ω1. In IM3,
one peak (yL,2 ≈ −j × imag(CL)) and one valley (yL,2 = −BL3, when real(BL3) ≤0; or yL,2 ≈
−j × imag(BL3), when real(BL3) > 0) exist in the yL,2 plane. The same results are observed in
the second-harmonic source-pull, except that there is one IM2 valley in the yS,2 plane (yS,2=−BS3,











Figure 56: The SiGe HBT used in harmonic-impedance-controlled linearity analysis.
To prove the validity of the conclusions drawn above, we used two-tone harmonic load-pull
simulations provided in the HP-ADS tools (harmonic balance approach). The simulation circuit
structure is shown in Fig 56. The two fundamental frequencies f1 and f2 were set to 1.9 GHz and
1.925 GHz. The sweep range of the second-harmonic load impedance (denoted by zL,2) covers the
whole Smith chart. IM2 and IM3 were then simulated at different harmonic impedances.
Figure 57 shows the simulated IM2 contours in the zL,2 plane. As expected, one maximum
point is located in the impedance plane. Observe that these contours are similar to the power match
contours. Since the second-order nonlinear sources (ii,2nd(2ω1), i = 1, 2) are not affected by the
harmonic impedances under weakly nonlinear conditions, the second-harmonic power as a function
of zL,S is equivalent to conventional load-pull gain matching. Thus, the maximum harmonic gain
or IM2 is achieved when the load impedance conjugate matches the output impedance: 1/CL. To













Figure 57: Simulated IM2 contours in the second-harmonic load impedance plane.
Figure 58 shows the simulated IM3 contours in the second-harmonic load impedance plane. The
results also agree well with the theory: there is one minimum IM3 point in the zL,2 plane, and the













Figure 58: Simulated IM3 contours in the second-harmonic load impedance plane.
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Figures 59 and 60 show the simulated IM2 and IM3 contours in the second-harmonic source
impedance plane. The patterns are similar to that for IM3 as a function of load impedance: the peak
and valley are both at the edge of the Smith chart. From the plotted contours, one can easily read
the optimum zL,2 or zS,2 to minimize IM2 and IM3, with little effect on the gain and input/output













Figure 59: Simulated IM2 contours in the second-harmonic source impedance plane.
5.3.2 Circuit analysis
The presented methodology is now applied to a simple two-stage amplifier. Figure 61 shows
the circuit structure and equivalent cascade two-port systems. The component devices are the same
SiGe HBTs used in the analysis above. The IM2 and IM3 of the circuit are first simulated using the
HP-ADS harmonic balance method. Figures 62 and 63 show the simulated IM2 and IM3 contours
on the second-harmonic load impedance plane. The results prove that equations (116) and (120)
hold in circuit-level analysis.
As a comparison, the IM2 and IM3 are also analytically calculated using the transformation
























Figure 61: A two-stage amplifier used in harmonic-impedance-controlled linearity analysis.
the previous simulations, then the circuit behavioral model was constructed using parallel, series,
and cascade combinations, as illustrated in Figure 61. This approach is much simpler and faster
than harmonic balance simulations. Moreover, it can decouple nonlinear sources contributed by
individual devices. Note that in this circuit the only two nonlinear contributors are the two SiGe
HBTs in the first and second stages. We then analyze the nonlinear contribution, by turning on/off

























Figure 63: Simulated IM3 contours of the circuit in the second-harmonic source impedance plane.
Figures 64 and 65 show the IM2 and IM3 as functions of the second-harmonic load resis-
tance, calculated using harmonic balance simulation (HP-ADS) and the analytical behavioral model
method. The results calculated using the behavioral model method agree well with the results simu-
lated using the harmonic balance method, proving that the presented analytical method is accurate.
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Overall IM2 (behavioral model)
First–stage induced IM2
Second–stage induced IM2
Figure 64: IM2 as a function of the second-harmonic load resistance, using harmonic balance
simulation (HP-ADS), and the behavioral model method.
The results also show that the nonlinearity of the second-stage dominates IM2 and IM3, which
is expected since in the cascade amplifier, the input power level at the second-stage is higher than
the input power level at the first-stage. Therefore, the second-stage is more vulnerable to device
nonlinearity, which explains the similarity between the IM2/IM3 patterns of the circuit and the
device (Figure 57 vs. Figure 62, and Figure 58 vs. Figure 63).
Observe that when RL,2 > 200 Ω, the overall IM3 is much higher than the second-stage IM3
(by more than 3 dB). This is in contradiction to the conventional cascade theory of the IIP3 [22],
and is caused by the cross-intermodulation term between the first-stage and the second-stage (see
the Appendix B for the derivation of this expression). This term induces additional third-order
distortion and should be considered in the IM3 of cascade structures.
5.4 Measurement results
To provide more solid proof to support our theory, harmonic load-pull measurements on devices
were also performed. The device used for the measurements was a state-of-the-art SiGe HBT with
a peak fT of 110 GHz. Figure 66 shows the measured fT and fmax as function of JC of this SiGe
HBT technology.
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Overall IM3 (behavioral model)
First–stage induced IM3
Second–stage induced IM3
Figure 65: IM3 as a function of the second-harmonic load resistance, using harmonic balance
simulation (HP-ADS), and the behavioral model method.


















SiGe HBT 0.2×2.5 µm2
VCB = 1 V 
fT
fMAX
Figure 66: The measured fT and fmax as function of JC of the SiGe HBT.
The harmonic load-pull was implemented using a cascade tuning technique. The concept of this
technique is to increase the tuning capability by sweeping both tuners, such that more combinations
of the two tuner states can be obtained to fix the fundamental impedance in a small range. Although
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the fundamental impedances are close in these state-pairs, their second-harmonic impedance varies.
Therefore, by sweeping these state-pairs, the second-harmonic impedance can be changed while
the fundamental impedance remains approximately constant. In this technique, the calibrated s-
parameters of the tuners at both the fundamental and the second-harmonic frequencies are needed
to calculate the desired sets of state-pairs.
Figure 67 shows the block diagram of the harmonic load-pull measurement setup using the
cascaded tuners. Maury mechanical tuners (MT982A02) are chosen to obtain a larger tuning range.
The fundamental frequency is fixed at 1.9 GHz, and a spectrum analyzer measures the harmonic
output power.










Figure 67: Block diagram of harmonic load-pull measurement setup using cascaded tuners.
Figure 68 shows the measured fundamental and second-harmonic impedances of the chosen set
of state-pairs for the harmonic load-pull. The fundamental impedances (∇) are fixed within a small
range (|ΓL,1 − Γc| < 0.06). Note that the sweeping range of the corresponding second-harmonic
impedance (×) is limited in a circle (|ΓL,2| < 0.8). This is caused by the power loss from the cables
and probe connected to the load.
Figure 69 shows the measured IM2 contours in the second-harmonic load impedance plane. As
expected, one peak is observed in the impedance plane. Furthermore, to prove the validity of the
theory, we extracted CL in equation (115) using measured IM2 as a function of harmonic admittance
yL,2. We then compared the extracted CL with the measured output impedance of the device at the
second-harmonic frequency, which should also be equal to CL. The results show good agreement:
CL=0.0060+j0.008 from extraction, and CL=0.0053+j0.0075 from measurement. Therefore, the























Figure 69: The measured IM2 contours in the second-harmonic load impedance plane.
Also observe that more than 10 dB improvement of IM2 can be achieved by tuning the harmonic
load impedance. Therefore, the input second-order intermodulation intercept point (IIP2) can also
be improved by 10 dB. To demonstrate this, two points with different IM2 were chosen to extract
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IIP2.
Figure 70 shows the measured fundamental and second-harmonic output powers as functions
of input power at the chosen two points. 10 dB improvement of extracted IIP2 is obtained when
the second-harmonic impedance is set to point 2. Moreover, the second-harmonic power increases
about 2 dB as the input power increases 1 dB, meaning that the weakly nonlinear assumption used
in the theory is valid at this measurement power level.




















IIP2 = 2 dBm
SiGe HBT 0.8×20 µm2
IC = 3.52 mA, VCE = 1.4 V
Figure 70: The measured fundamental and second-harmonic output powers as functions of input
power at different harmonic impedances.
Figure 71 shows the measured fundamental and third-harmonic output powers as functions of
input power at the chosen two points. IIP3 is improved by 6 dB. Therefore, a better linearity is
obtained by changing the harmonic load impedance from point 1 to point 2.
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IIP3 = –10.5 dBm
IIP3 = –4.7 dBm
SiGe HBT 0.8×20 µm2
IC = 3.52 mA, VCE = 1.4 V
Figure 71: The measured fundamental and third-harmonic output powers as functions of input
power at the two points.
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CHAPTER VI
RF MEASUREMENT AND CHARACTERIZATION
6.1 On-wafer parasitics and de-embedding techniques
Precise measurement is a prerequisite for accurate device characterization. For accurate evalu-
ation of the high-frequency characteristics and model, s-parameters measurement is a widely-used
approach.
As the operating frequency in the measurement increases into the microwave range, the on-
wafer parasitics, including the pad-substrate capacitance and wire impedance, become significant.
Figure 72 shows a 3-D cross-section view of the on-wafer parasitics and the intrinsic device. As the
pad-substrate admittances and wire impedances are comparable to the admittance and impedance of
the intrinsic device, respectively, the measured s-parameters on the pads (p1 and p2 in Figure 72)
misrepresent the device ac characteristics. In addition, as the layout device size is normally several
hundreds of microns, the distributive nature of the parasitics (coupling between wires and substrate)










Figure 72: 3-D cross-section view of the on-wafer parasitics and the intrinsic device.
The on-wafer parasitic effects increase as the operating frequency increases. Moreover, the para-
sitics correlate with the layout and device process (e.g., the properties of the substrate and insulator)
and are hard to predict. Therefore, accurate microwave ac characterization requires de-embedding
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techniques that exclude the parasitic effects and retrieve the intrinsic device characteristics from the
measured data.
The standard "open" de-embedding method was first proposed in 1987 [72]. It employs a tech-
nique in which the pad-substrate and wire-substrate capacitance are accounted for and calibrated
using an OPEN test structure. The layout of the OPEN test structure is the same as the layout of
the device under test (DUT), except that the transistor is removed. Figure 73 shows the OPEN test
structure and the equivalent circuit used to model the parasitics. Note that in this model, the equiva-
lent circuit of the DUT can be viewed as an intrinsic device in parallel with the OPEN test structure.
Then the intrinsic device y-parameters Y INT are derived as [72]
Y INT = Y DUT − Y OPEN , (121)
where the Y DUT and Y OPEN are the measured y-parameters of the DUT and OPEN, respectively.
This approach assumes that the pad-substrate capacitances dominate the parasitics. The validity
of this assumption depends on the process technology and layout. Usually, the approach is only
















OPEN test structureOPEN test structure
P2P1
 the parasitics model used
in the "open" technique
 the parasitics model used
in the "open" technique
INT
Figure 73: The OPEN test structure and the equivalent circuit of the parasitics model used in the
"open" technique.
At higher frequencies (i.e., f > 20 GHz), the wire impedance, especially the wire inductance,
cannot be neglected. The industry standard "open-short" de-embedding method has thus been in-
troduced to exclude the effects of the wires [25]. Besides the OPEN and DUT, a SHORT test
structure is used to extract the parasitics in this method. The layout of the SHORT test structure is
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similar to the layout of the OPEN except that the intrinsic ports are both connected to the intrin-
sic ground. Figure 74 shows the SHORT test structure and the equivalent circuit of the parasitics
model. Note that the distributive parasitics are modeled as lumped components in this method. The
intrinsic y-parameters can be derived using the measured y-parameters of OPEN (Y OPEN ), SHORT




Y DUT − Y OPEN
)−1 −
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 the parasitics model used in
the "open-short" technique
Figure 74: The SHORT test structure and the equivalent circuit of the parasitics model used in the
"open-short" technique.
In millimeter-wave circuit applications (e.g., 77 GHz radar in automobile, 60 GHz transceiver
with G-bps data-transfer rate), the ac characterization at much higher frequencies (i.e., f > 30 GHz)
is required. However, at this frequency range, the parasitics become more distributive and the "open-
short" method starts to lose accuracy. Some high-frequency de-embedding techniques, which use
different lumped equivalent circuits to model the parasitics and different test structures for extrac-
tion, have been proposed [26][73]. The frequency range of valid ac measurement is extended using
these methods, but the accuracy of the parasitics model depends on the process technology.
Moreover, some methods that use cascade two-port networks instead of lumped equivalent cir-
cuit to model the parasitics are presented [27][74]. Figure 75 shows the parasitics model used in
these techniques. The two-port networks capture the distributive effects. However, the model ne-
glects the cross-talk between the two ports, and hence is not suited to devices with lossy substrates.
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P2P1
INT OPEN THRU1 THRU2
Figure 75: An illustration of the parasitics model using cascade two-port networks.
All the de-embedding techniques introduced above use simplified versions of the parasitics
model. These approaches become problematic when the neglected terms in parasitics models are
not negligible. To generalize the problem and avoid the potential inaccuracy, a four-port system
calibration methodology has been developed [28][75][76]. In this chapter we will focus on the
improved four-port de-embedding technique and its application.
6.2 Improved de-embedding technique
6.2.1 Four-port parasitics model and theory
Figure 76 shows a DUT using a four-port network as the parasitics model and a two-port net-
work as the intrinsic device. The four ports include two extrinsic ports (1 and 2), which represent
the measured reference-plane, and two intrinsic ports (3 and 4), which represent the intrinsic de-
vice characteristics. Since only the I-V characteristics at the extrinsic ports and intrinsic ports are
concerned, the four-port network is sufficient to model the parasitics. Furthermore, at small-signal
level, the parasitics can be modeled as a linear four-port network, which is characterized by a 4 × 4
matrix. Then, the I-V relationships of the extrinsic and intrinsic ports can be written as a 4 × 4
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In some circumstances, Yij can be ∞ (i.e., there is a short between various ports). In this case, let
Yij be very large to avoid any singularities.
Let Ve and Ie be the extrinsic voltage and current vectors, and Vi and Ii be the intrinsic voltage

































































































where [Yee], [Yei], [Yie] and [Yii] are four 2×2 matrices. The extrinsic y-parameters and the intrinsic
device y-parameters can then be related as
Y DUTVe = YeeVe + YeiVi, (126)
−Y INTVi = YieVe + YiiVi, (127)
where Y INT are the intrinsic device y-parameters, and Y DUT are the two-port y-parameters of the
DUT.
Note that the current directions of the intrinsic device are opposite to the current directions of
the parasitics. It follows from equations (126) and (127) that
Y DUT = Yee − Yei(Y INT + Yii)−1Yie, (128)
or
Y INT = −Yie(Y DUT − Yee)−1Yei − Yii. (129)
Once the 16 variables of the 4 × 4 matrix are known, one can build the appropriate 1-to-1
relationship between the extrinsic and intrinsic y-parameters.
For each test structure, a 2×2 y-parameters can be obtained using the measured raw s-parameters.
Given the intrinsic y-parameters of the test structure as well as the measured raw y-parameters, four
equations are derived from one test structure. To solve for all 16 variables, one needs to measure at
least 4 different test structures unless approximations are made.
For example, the "open-short" de-embedding method uses only two test structures. Appling this
method in the four-port system, one gets Vi = 0 for the short structure and Ii = 0 for the open
structure. Applying these two boundary conditions to equation (125) yields
Y SHORT = Yee, (130)
Y OPEN = Yee − Yei(Yii)−1Yie. (131)
Substituting the above equations into equation (128), after simplification, one obtains









YX = Y DUT − Y SHORT , (133)
YB = Y SHORT − Y OPEN . (134)
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Without loss of generality, YX can be any matrix, and thus the equalities above hold when
Yie = Yei = Yii = Y SHORT − Y OPEN . (135)
Equation (135) gives the condition (assumption) under which the "open-short" approach is valid.
At high frequencies (e.g., f > 30 GHz), however, this assumption is clearly no longer valid because
the distributed nature of the parasitics must be considered.
6.2.2 De-embedding process
As discussed above, at least four test structures are required to solve for all 16 elements. There-
fore, besides the OPEN and SHORT, more test structures must be designed to obtain more boundary
conditions. The question is then to decide which test structures should be used. Observe in equa-
tion (130) that Yee equals the measured SHORT y-parameters: Y SHORT . To decouple the product
term Yei(Y INT + Yii)−1Yie in equation (128) is the key to solving Yei, Yie, and Yii. Then, different
test structures are chosen to obtain matrices in the form of




































































































































































Figure 77: The layout of the DUT and the required test structures used in the four-port technique.
To obtain the matrices discussed above, five test structures are used. Figure 77 shows the layout
of the DUT and the required test structures. The Ytest,int + Yii for the OPEN, LEFT, RIGHT, and
THROUGH test structures are







Yleft,int + Yii =














Ythrough,int + Yii =


Yii,11 + A Yii,12 − A
Yii,21 − A Yii,22 + A

 , A → ∞, (147)
where gl = 1/Rl and gr = 1/Rr are conductances of the intrinsic resistors in the LEFT and RIGHT
structures, respectively.
Using simple maths, one can prove that [76](see Appendix C for details)





















where x, y, and z are the solutions of
∣
∣Y LEFT − xY OPEN − (1 − x)Y SHORT
∣
∣ = 0, (151)
∣
∣Y RIGHT − yY OPEN − (1 − y)Y SHORT
∣
∣ = 0, (152)
∣
∣Y THRU − zY OPEN − (1 − z)Y SHORT
∣
∣ = 0, (153)
and x 6= 1, y 6= 1, and z 6= 1.




ii are derived. Substituting them into equation (129),
one gets
Y INT = −krklY ′ie(Y
DUT − Yee)−1Y ′ei − Y
′
ii. (154)
The next step is to solve for the scale factors kr and kl. Substituting Y DUT using Y LEFT yields
Y left,int = −krkl(Y ′ie(Y














ii. Thus krkl = gl/Y
LINT
11 . Furthermore, if the parasitics





In summary, the steps in the improved four-port de-embedding process consist of:
1) Measure the s-parameters of the DUT, OPEN, SHORT, THROUGH, LEFT, and RIGHT, and
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convert the s-parameters into y-parameters.
2) Solve for x, y, and z in equations (148)−(150), and choose the solution that x 6= 1, y 6= 1, and
z 6= 1.
3) Calculate Y LO, Y RO, and Y TS using equations (136)-(138).




ii] using the equations (139)-(141).
5) Calculate the scale factor k = krkl using equation (155).
6) Calculate the intrinsic y-parameters using equation (129).
6.2.3 Validity and layout concerns
In this method, it has been assumed that equations (144)-(147) and Yee+Yei(Yshort,int+Yii)−1Yie ≈
Yee hold, implying that the intrinsic ac characteristics of test-structures should be ideal. It is nec-
essary to check the validity of the de-embedding methodology using non-ideal test structures. In
ideality, one solution of x, y, and z should be 1, and the intrinsic RIGHT should be open at port 1
and a resistor at port 2. These equations are used for validity verification.
In the current technology for RFIC applications, the intrinsic device layout size is smaller than
a few tens of microns, although the DUT size (including pads, etc.) is several hundreds of microns.
Thus, the assumptions made in this method are valid at the millimeter-wave band with optimized
layout design. In higher frequency measurements (i.e., f > 300 GHz), if one can accurately model
the non-ideal intrinsic s-parameters of the test structures, the four-port methodology is feasible with
a few modifications in the extraction equations.
6.3 Simulation and experiment comparison
Both HP-ADS simulation and ac measurement in SiGe HBTs are performed here to fully verify
and compare the accuracy of the improved four-port de-embedding methodology with other tech-
niques (e.g., "open-short").
In simulation, several equivalent circuits are chosen to determine how a given parasitic model
impacts the four-port technique and "open-short" technique. Figure 78 shows three equivalent cir-
cuits of the parasitics. The parasitics models (from 1 to 3) become more distributive, using more
capacitors and inductors. The component values in each circuit are extracted and optimized from
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Model 1
Port 1 Port 2Port 3 Port 4
Model 2
Port 1 Port 2Port 3 Port 4
Model 3
1 23 4
Figure 78: Three equivalent circuits of the parasitics used in the simulation.
the measured s-parameters of parasitics. A device model carefully calibrated to measured data is
used to simulate the s-parameters of the SiGe HBTs, both with and without the parasitics. The
simulated frequency range is 1 GHz − 100 GHz. Figure 79 shows the de-embedded y-parameters
after applying both the "open-short" and the four-port method on each parasitic model.
For equivalent circuit model 1, the intrinsic y-parameters are accurately de-embedded using both
the four-port and "open-short" methods. For equivalent circuit models 2 and 3, however, observe that
the "open-short" method produces large deviations from the intrinsic y-parameters at frequencies
above about 30 GHz. This clearly demonstrates the potential inaccuracy of the traditional "open-
short" method at high frequencies. Observe as well that the accuracy of the new four-port method
is not dependent on the choice of the equivalent circuit or the frequency.
Both de-embedding techniques applied on actual 2−110 GHz s-parameter measurement data
of state-of-the-art SiGe HBTs are also compared. The measured device is a 0.2 × 2.5 µm2 high-
performance npn SiGe HBT with a peak fT of 110 GHz at JC = 7.0 mA/µm2 (the same device
used in the harmonic load-pull measurements). The extracted fT and fmax as a function of current
density are shown in Figure 66.
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Figure 79: The extracted de-embedded y-parameters using both the "open-short" and the new four-
port methods for each parasitic model.








Figure 80: The raw DUT s-parameters and extracted s-parameters using the "open-short" and the
four-port methods.
Figure 80 shows the raw DUT s-parameters and extracted s-parameters using the "open-short"
and the four-port method. For a better comparison, we have plotted S21/6 and S11−0.75 rather than
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S21 and S11. Observe that there are large deviations between the un-deembedded and de-embedded
data, indicating that the on-wafer parasitics are significant in this SiGe technology. Note that the de-
embedded s-parameters using the two methods are in close agreement, except in the high-frequency
range, confirming the validity of both methods at low frequencies.
To more closely examine the differences between the two methods, we plot the de-embedded
Y21 as a function of frequency, as shown in Figure 81. The deviation of the results is negligible at
frequencies lower than about 30 GHz. At frequencies higher than 30 GHz, the "open-short" method
overestimates the magnitude and underestimates the phase of Y21. This is caused by the distributive
nature of the wire lines between the pads and the intrinsic device. As expected, the error increases



























VBE= 0.9 V,  VCB= 1 V
open–short
four–port
Figure 81: The extracted y21 as a function of frequency using the "open-short" and the four-port
methods.
These errors can severely distort the measured characteristics of the device (e.g., the gain) at
high frequencies. Figure 82 shows the current gain H21 as a function of frequency at different bias
points. Although the current gains extracted using the two methods nearly overlap at lower frequen-
cies (the "open-short" de-embedded gain is slightly less than the "four-port" gain), at frequencies
above 70 GHz, the current gain extracted with the "open-short" method ceases to decrease, which
is clearly not congruent with the physical (real) behavior of the intrinsic device. Observe, however,
that the current gain with the four-port method continues decreasing with a constant slope of about
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Figure 82: The current gain H21 as a function of frequency at different bias points.
6.4 Noise de-embedding technique
The four-port technique can also be applied to noise de-embedding. Recall the n-port noise
model illustrated in Chapter III, where a generalized noisy system can be characterized by a noise
current correlation matrix SYn or noise voltage correlation matrix SVn. The relation between the

























= Y × SVn × Y ∗, (156)
where ˜in,j, j = 1, 2, 3, . . . is the frequency-domain noise current source at port j. Y is the Y-matrix
of this n-port system. In a two-port system, the minimum noise figure Fmin, noise impedance Rn,
and the optimum noise admittance Yopt can be directly converted into the noise current correlation
matrix SY2 [61].
Once the 4 × 4 Y-matrix is obtained, the noise de-embedding method is straight-forward [78].










Figure 83: The equivalent circuit of the noise model of the four-port parasitics network and two-
port intrinsic device.
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where ˜in,e and ˜in,i are extrinsic and intrinsic noise current sources, respectively.
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One can thus calculate the intrinsic noise correlation matrix as (see Appendix C for details)
SYn,int = (YT )−1(SYn,total − SYn,ee)(Y ∗T )
−1 − SYn,ii + (YT )−1SYn,ei + SYn,ie(Y ∗T )
−1. (161)
where YT = Yei(Y INT + Yii)−1.
The noise characteristics were also simulated and compared in HP-ADS on the same device.
Figure 84 shows the noise characteristics of a DUT, both intrinsic and de-embedded, using both
the traditional "open-short" and the new four-port method. The results again show good precision
using the four-port method. For the "open-short" technique, NFmin and Γopt are de-embedded cor-
rectly for a wider frequency range (up to 60 GHz). Note, however, that Rn is underestimated at
frequencies above about 30 GHz. Hence for an accurate noise characterization of SiGe HBTs at
high frequencies, the new four-port de-embedding methodology is again preferred.








































































Figure 84: The noise characteristics of the DUT, both intrinsic and de-embedded using the "open-
short" method and the proposed four-port method.
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6.5 Passive-substrate-coupling characterization
The substrate coupling in SiGe HBTs is significant in the millimeter-wave band because of the
low resistivity of the Si-bulk. This parasitic severely degrades the isolation between RF building
blocks (e.g., LNAs to PAs, mixers to oscillators) at higher frequencies and raises concerns on both






Figure 85: The models used in the substrate coupling. The equivalent circuit method is on the left,
and the Green-function method is on the right
Similar to the device models discussed in Chapter III, there are two methods used to model the
substrate coupling: the equivalent circuit approach (e.g., resistor-capacitor networks) [11] and the
behavioral Green-function approach [80]. Figure 85 shows the two methodologies used to model
the substrate coupling.
In the Green-function model, the coupling is characterized by a function G(−→r1,−→r2): suppose there
is a current source applied at the location −→r1, then the responding voltage sensed at the location −→r2
will be v(−→r2) = G(−→r1,−→r2)i(−→r1). In general, the Green function G is frequency-dependent to capture
the impact of the frequency on loss and phase-delay of the signal. In a homogeneous substrate, this
function only depends on the distance between −→r1 and −→r2
G(−→r1,−→r2) = f (|−→r1 − −→r2|) = f (r), (162)
where r = |−→r1 − −→r2|. In a linear system, one can use superposition to calculate the coupling of
multiple interference sources. Therefore, the behavior of the substrate coupling can be modeled as
a simple function f (r).
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Apparently, the f (r) can be extracted using measured z-parameters (z21 or z12). Again, accu-
rately extracting the parameters in the millimeter-wave band is a challenge in RF measurements.
As demonstrated previously, the four-port methodology is preferred for high-frequency charac-
terization. However, since now the r can be much larger than the dimension of a device, the
previously-presented four-port de-embedding technique may fail because of the the non-idealness
of the THROUGH test structure. Here, we present a modified four-port technique that does not
require the THROUGH test structure and thus is feasible for the characterization of the substrate
coupling.
In this modified approach, we assume that the parasitics are passive. Therefore, the y-parameters
of the four-port matrix satisfy yij = yji, i 6= j. Then Yei = Y Tie . Observe in equations (140) and




21 , and y
LO
11 can be extracted using the OPEN, SHORT, LEFT, and RIGHT
test structures.1 The question is how to extract kr and m2 (m1 and kl should equal to m2 and kr in
the passive system, respectively) without using the THROUGH test structure.
From equations (128) and (130), we get
(Y LEFT − Y SHORT )−1 − (Y OPEN − Y SHORT )−1 = Y −1ie Yleft,intY
−1
ei , (163)
(Y RIGHT − Y SHORT )−1 − (Y OPEN − Y SHORT )−1 = Y −1ie Yright,intY
−1
ei . (164)







 = Y Tie . (165)
where c1 = yRO11 /y
RO




11 , e = krm2, and d = kr/c1. And we denote Z
LX = (Y LEFT −














































































































































and Yei, Yie, and Yii are consequently solved. Hence, for a passive-system de-embedding, only
OPEN, SHORT, LEFT, and RIGHT test structures are required in this four-port technique. This




CONCLUSIONS AND FUTURE WORK
The contributions made by this work can be summarized as:
1. Implement 2-D device simulation in SiGe HBTs, then study and model the unique behaviors
of SiGe HBTs such as the high-injection heterojunction barrier effect.
2. Develop calculation algorithms for systematic analysis of broadband noise and linearity in
integrated circuits. Then develop an EDA tool that supports device- and circuit-level analysis,
and supports configurable circuit optimization.
3. Present a new design methodology of SiGe LNA optimization and design rules-of-thumb.
4. Present a new two-port lumped-nonlinear-source behavioral model to simplify linearity anal-
ysis.
5. Present a new, simple four-port technique to accurately extract the ac and noise characteristics
in the millimeter-wave range.
In the future, this work should be extended to explore the relation between the device technology
and circuit performance in SiGe HBTs, especially regarding the impact of the device profile (e.g.,
doping density, Ge shape, etc.) and application environment (e.g., cryogenic temperature, thermal
coupling, etc.) on the noise and linearity behaviors observed.
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APPENDIX A
ANALYTICAL EXPRESSIONS OF LINEARITY IN LNA
Consider the simple model (Figure 86). The small-signal vin and ic satisfy the equation











· (Zb +Ze) +Ze (174)
B(s) = Vt · [1 + s·Cte(Zb +Ze)] (175)
Zb and Ze are impedances shown in Figure 86.
Zb = 50 + s·lb (176)
Ze = s·le (177)










   kCbc
Figure 86: Simplified circuit for extracting le and lb of cascode LNA, where k is a factor accounting
for the Miller effect.












Substitute equation (178) into equation (173), and the 1st, 2nd, 3rd order of vin and output





















, s1 = s2
1 , s1 6= s2
(181)










The output voltage can be then written as

























The cancellation comes from the third product term in the right side of equation (187).
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APPENDIX B
TWO-PORT LNS BEHAVIOR MODEL ANALYSIS
B.1 Model transformation
In this section we demonstrate how to transform the nonlinear current source model (Y1, Y2, and
Y3) into other models (Z1, Z2, and Z3; A1, A2, and A3, etc.). Without loss of generality, any model
defined above can be viewed as the behavior of the harmonic responses (including the fundamental
frequency) to a fundamental stimulus. We denote the stimulus vector as Sst and the response vector
as Sres, and the relation between these vectors and I/V vectors can be written as
Sst = AI + BV, (189)
Sres = CI +DV, (190)
where A, B, C, and D are N ×N matrices for an N-port system. In most cases, these matrices are
time-invariant. For example, in a current source model, the stimulus vector is V = [v1, v2, ...vN ]T ,
and the response vector is I = [i1, i2, ...iN ]T , and therefore B = C equals the unit matrix E, and
A = D = 0. In a voltage source model, the stimulus vector is I , and the response vector is V , and
therefore A = D = E, B = C = 0.
As in Chapter III, we define two operators
〈V (ω1), V (ω2) | Y2(ω1, ω2)〉ω and 〈V (ω1), V (ω2), V (ω3) | Y3(ω1, ω2, ω3)〉ω
for brevity. The first operator transfers an N ×N ×N tensor and two N-vectors into one N-vector,
and is written as


















































, i = 1, 2...N. (192)
The other operator transfers an N ×N ×N ×N tensor and three N-vectors into one N-vector, and
is written as

























































, i = 1, 2...N. (194)
To extract the behavioral model parameters (denoted by S1, S2, and S3), one needs to retain
Sst = 0 at harmonic frequencies (e.g., ω1 + ω2, ω1 + ω2 + ω3) and find the values of Sres(ω1),
Sres(ω1 + ω2), and Sres(ω1 + ω2 + ω3). For Sres(ω1), the intermodulation is negligible compared
with the linear portion. It can be written as
Sres(ω1) = (CY1(ω1) +D)V
= (CY1(ω1) +D)(AY1(ω1) + B)−1Sst(ω1)
= S1(ω1)Sst(ω1). (195)
Note that in some cases, some elements in Y1 are equal to ∞. We set these elements to very large
values to avoid a singularity.
For Sres(ω1 +ω2), only the second intermodulation needs to be considered. Note that Sst(ω1 +
ω2) = 0, and we have
[AY1(ω1 + ω2) + B]V (ω1 + ω2) + A〈V (ω1), V (ω2) | Y2(ω1, ω2)〉ω = 0, (196)
⇒ V (ω1 + ω2) = − [AY1(ω1 + ω2) + B]−1 × A〈V (ω1), V (ω2) | Y2(ω1, ω2)〉ω. (197)
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Then,
Sres(ω1 + ω2) = [CY1(ω1 + ω2) +D]V (ω1 + ω2)
+ C〈V (ω1), V (ω2) | Y2(ω1, ω2)〉ω
=
{
C − [CY1(ω1 + ω2) +D] [AY1(ω1 + ω2) + B]−1 A
}
× 〈V (ω1), V (ω2) | Y2(ω1, ω2)〉ω
= H3(ω1 + ω2)
× 〈H1(ω1)Sst(ω1),H1(ω2)Sst(ω2) | Y2(ω1, ω2)〉ω
= 〈Sst(ω1), Sst(ω2) | S2(ω1, ω2)〉ω (198)
where
H1(ω) = [AY1(ω) + B]−1 , (199)
H2(ω) = H1(ω)A, (200)
H3(ω) = {C − [CY1(ω) +D] H2(ω)} . (201)
From the definition of the operators, one obtains



























where Xij denotes the element of matrix X in the i-th row and j-th column.
For Sres(ω1 + ω2 + ω3), the second and third intermodulation needs to be considered. S3 is
derived in a similar manner




































Y ′3(ω1, ω2, ω3) = Y3(ω1, ω2, ω3)
− Y ′2(ω1, ω2) ⊗ Y2(ω1 + ω2, ω3)
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− Y ′2(ω2, ω3) ⊗ Y2(ω2 + ω3, ω1)
− Y ′2(ω1, ω3) ⊗ Y2(ω1 + ω3, ω2). (204)




H2ii′ (ω1 + ω2)Y2(i′, m, n). (205)
For brevity, we introduce another operator ⊗, which combines two N ×N ×N tensors into one
N ×N ×N ×N tensor. Z = X ⊗ Y is defined as




X(k, m, n)Y (i, k, j). (206)
This operator will be also used in the cascade model combination derivations.
B.2 Model combination
In this section we demonstrate how to combine two two-port behavioral models to a larger
model. Parallel, series, and cascade combinations are considered. For a parallel combination, one
can easily show that
Y ′′1 = Y1 + Y
′
1, (207)
Y ′′2 = Y2 + Y
′
2, (208)
Y ′′3 = Y3 + Y
′
3, (209)
where Y1, Y2, and Y3 are the current-source model parameters of one small system. Y ′1, Y
′
2, and




2 , and Y
′′
3 are the
current-source model parameters of the combined system.
Similarly, for a series combination, one can obtain
Z ′′1 = Z1 +Z
′
1, (210)
Z ′′2 = Z2 +Z
′
2, (211)
Z ′′3 = Z3 +Z
′
3. (212)
where Z1, Z2, and Z3 are the voltage-source model parameters of one small system, Z ′1, Z
′
2, and




2 , and Z
′′
3 are the
voltage-source model parameters of the combined system.
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For a cascade combination, the A1, A2, and A3 model parameters are used. In this model form,








3 are the model




3 are the model parameters of the overall system.
A′′2 is written as



























A′′3 is written as





































+ AC3 (i, m, n, j). (215)
where
AC3 (ω1, ω2, ω3) = A2(ω1, ω2) ⊗ A
′
2(ω1 + ω2, ω3)
+ A2(ω2, ω3) ⊗ A′2(ω2 + ω3, ω1)
+ A2(ω1, ω3) ⊗ A′2(ω1 + ω3, ω2) (216)
is the cross-intermodulation term.
B.3 Impact of harmonic impedance
In this section we derive the IM2 and IM3 as functions of the source/load harmonic admittance.
At the fundamental frequency, the voltages at the input and output are written as
vin(ω1) = kin(ω1)Ia, (217)
vout(ω1) = kout(ω1)Ia, (218)
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y11, y12, y21, and y22 are the y-parameters (elements of Y1), and yS and yL are the source and load
admittances, respectively.
∆(ω) = y11(ω)y22(ω) − y12(ω)y21(ω), (221)
B(ω) = y22(ω)yS (ω) + y11(ω)yL(ω) + yS (ω)yL(ω). (222)
Then, the second-order current source i1,2nd and i2,2nd are
i1,2nd(2ω1) = min(ω1, ω1)I2a , (223)
i2,2nd(2ω1) = mout(ω1, ω1)I2a . (224)
min(ω1, ω1) = y111,2(ω1, ω1)kin(ω1)
2 + y221,2(ω1, ω1)kout(ω1)
2
+ [y121,2(ω1, ω1) + y
21
1,2(ω1, ω1)]kin(ω1)kout(ω1), (225)
mout(ω1, ω1) = y112,2(ω1, ω1)kin(ω1)
2 + y222,2(ω1, ω1)kout(ω1)
2
+ [y122,2(ω1, ω1) + y
21
2,2(ω1, ω1)]kin(ω1)kout(ω1). (226)
The output and input voltage at the second-order harmonic 2ω1 are
vout(2ω1) =








A(2ω1) = y11(2ω1)i2,2nd(2ω1) − y21(2ω1)i1,2nd(2ω1), (229)











|yS (2ω1) + BS2|2





|A(2ω1) + i2,2nd(2ω1)yS (2ω1)|2
|kout(ω1)[y11(2ω1) + yS (2ω1)]|2I2aReal(yL(ω1))
, (232)
CL =
D(2ω1) + y22(2ω1)yS (2ω1)












The nonlinear current source at the 2ω1 − ω2 includes three terms: the current generated from
the third-order intermodulation (ω1, ω1, −ω2 intermodulation), the current generated from the in-
termodulation between ω1 and ω1−ω2, and the current generated from the intermodulation between
2ω1 and −ω2. Only the last term is a function of the source/load second-harmonic admittance. Let
us denote IC1,3rd and I
C




2,3rd as the last term at
the input and output, respectively. The output voltage at 2ω1 − ω2 is














kref (ω) = y22(ω) + yL(ω) −
y12(ω)y21(ω)
y11(ω) + yS (ω)
. (238)
Since IV1,3rd and I
V
2,3rd is generated from the intermodulation between 2ω1 and −ω2, for brevity,









= 〈V (2ω1), V (−ω2) | Y2(2ω1,−ω2)〉2ω1−ω2 , (239)
where V (ω) = [vin(ω), vout(ω)]T . Taking equations (227), (228) and (239) into equation (237),
one derives vout(2ω1 − ω2) in the form of
vout(2ω1 − ω2) =




where G, E, and F are intermediate terms derived using the equations above, and are not functions










|yS (2ω1) + BS3|2




|F |2Real(yL(2ω1 − ω2))
|kout(ω1)[y11(2ω1) + yS (2ω1)]|2I2aReal(yL(ω1))
, (242)
BL3 =









G + FyL(2ω1 − ω2)
E
. (245)
Expressions for IM2 at ω2 − ω1 and IM3 as functions of source/load IF impedance are derived




C.1 The four-port noise correlation matrix de-embedding
Substituting Ii = −Y INTVi into the equation (160), one obtains
Ie + ˜in,e − Yei(Y INT + Yii)−1(˜in,i + ˜in,int) = [Yee − Yei(Y INT + Yii)−1Yie]Ve, (246)
⇒ ˜in,total = ˜in,e − Yei(Y INT + Yii)−1(˜in,i + ˜in,int). (247)
where in,total are the equivalent noise current sources at the extrinsic ports. The resultant noise
correlation is
SYn,total = ˜in,total ˜i
∗
n,total
= [˜in,e − Yei(Y INT + Yii)−1(˜in,i + ˜in,int)] × [˜in,e − Yei(Y INT + Yii)−1(˜in,i + ˜in,int)]∗. (248)




n,e + Yei(Y INT + Yii)−1(˜in,i˜i∗n,i + ˜in,int
˜i∗n,int)[(Y
INT + Yii)−1]∗Y ∗ei
− Yei(Y INT + Yii)−1˜in,i˜i∗n,e − ˜i∗n,i˜in,e[(Y
INT + Yii)−1]∗Y ∗ei








YT = Yei(Y INT + Yii)−1, (250)
Yn,ee = 4kTReal(Yee), (251)
Yn,ei = 4kTReal(Yei), (252)
Yn,ie = 4kTReal(Yie), (253)
Yn,ii = 4kTReal(Yii). (254)
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Hence, the intrinsic noise current correlation matrix can be calculated as
SYn,int = (YT )−1(SYn,total − SYn,ee)(Y ∗T )
−1 − SYn,ii + (YT )−1SYn,ei + SYn,ie(Y ∗T )
−1. (255)
C.2 Linear expansion of the y-parameters of the test structures
The Ytest,int + Yii for the OPEN, LEFT, RIGHT, THROUGH test structures are







Yleft,int + Yii =










Yii,21 Yii,22 + gr

 , (258)
Ythrough,int + Yii =


Yii,11 + A Yii,12 − A
Yii,21 − A Yii,22 + A

 . (259)
Consider (Yopen,int + Yii)−1 and (Yleft,int + Yii)−1







(Yleft,int + Yii)−1 =


Yii,22/(D + glYii,22) −Yii,12/(D + glYii,22)
−Yii,21/(D + glYii,22) (Yii,11 + gl)/(D + glYii,22)

 , (261)
where D = |Yii| = Yii,11Yii,22 − Yii,12Yii,21. If we choose x = D/(D + glYii,22), then








where a = gl/(D + glYii,22). Thus x = D/(D + glYii,22) is one solution of the equation
Y LEFT − xY OPEN − (1 − x)Y SHORT = 0. (263)








Yii,22[1/(D + glYii,22) − 1/D] −Yii,12/[1/(D + glYii,22) − 1/D]












∣Y LEFT − Y OPEN
∣
∣ = 0. (264)
Hence, D/(D + glYii,22) and 1 are the only two solutions of equation (151). Similarly one can
prove that D/(D + glYii,11) and 1 are the only two solutions of equation (152), and that D/(D +
A(Yii,11 + Yii,12 + Yii,21 + Yii,22)) and 1 are the only two solutions of equation (153). The values of
x, y and z are thus fully determined.
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